- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370643 > HMS30C7202N (Electronic Theatre Controls, Inc.) Highly-intergrated MPU PDF資料下載
參數(shù)資料
| 型號(hào)： | HMS30C7202N |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Highly-intergrated MPU |
| 中文描述： | 高intergrated微處理器 |
| 文件頁數(shù)： | 15/179頁 |
| 文件大?。?/td> | 2127K |
| 代理商： | HMS30C7202N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁
HMS30C7202N
2004 MagnaChip Semiconductor Ltd. All Rights Reserved. Version 1.1
- 10 -
There are two APB buses, the fast and slow APB bus. The fast APB bus operates at the speed of the ASB,
and hosts the USB interface, the sound output interface, the LCD registers, etc. These are the high
performance peripherals, which are generally DMA targets. The slow APB peripherals generally operate at the
UART crystal clock frequency of 3.6864MHz, though register access via the APB is at ASB speed.
The slow APB peripherals do not support DMA transfers. This arrangement of running most of the peripherals
at a slower clock, and reducing the load on the faster bus, results in significantly reduced power consumption.
Both APB buses connect to the main ASB bus via bridges. The slow APB bridge takes care of all
resynchronization, handing over data and control signals between the ASB and UART clock domains in a safe
and reliable manner.
The fast APB Bridge is modified from the normal AMBA Bridge, to allow DMA access to fast APB peripherals.
Additional signals from the DMA controller to the APB bridge request select and acknowledge DMA transfers
to and from DMA-aware peripherals.
1.5
SDRAM Controller
The SDRAM controller is a key part of the HMS30C7202 architecture. The SDRAM controller has two data
ports - one for video DMA and one for the main ASB - and interfaces to 16-bit wide SDRAMs. One to four 16,
64, 128, or 256 Mbit x16-bit devices are supported, giving a memory size ranging from 2 to 64 Mbytes.
The main ASB and video DMA buses are independent, and operate concurrently. The video bus has always
higher priority than the main bus.
The video interface consists of address, data and control signals. The video access burst size is fixed to 16
words. The address is non-incrementing for words within a burst (as the SDRAM controller only makes use of
the first address for each burst request).
1.6
Peripheral DMA
1.6.1
Overview
HMS30C7202 incorporates a four-channel, general-purpose DMA controller that operates on the ASB. The
DMA controller is an AMBA compliant ASB bus master with a higher arbitration priority than the ARM
processor, to ensure low DMA latency. Since, however, the main ASB bus always has lower priority access to
the SDRAM controller than the video bus, it will always get lower priority access to SDRAM than the LCD.
1.6.2
Transfer sizes
A device that uses the peripheral DMA is the Sound output. The sound output data rate is 88.2KB/sec. To
ensure reasonable usage of SDRAM, APB and ASB bandwidth, the transfer sizes to the sound controller is a
single word.
The SDRAM controller does a complete quad-word access for every SDRAM access. The maximum SDRAM
bandwidth taken by sound device running concurrently is 0.75%.
DMA accesses to Sound blocks are fully AMBA compliant, meaning that a word transfer takes two bus cycles.
1.6.3
Fly-by
The DMA controller is tightly coupled to the fast APB Bridge. In order for the DMA Controller to start a transfer,
it must first receive a DMA data request from one of the peripherals; it will then request mastership of the ASB.
Once granted, the DMA Controller will retain mastership of the ASB until the requested DMA transaction is
completed, which ensures correct data in the DMA peripherals (i.e. the ARM core cannot modify data while a
DMA transfer is in progress).
The DMA transfer request is monitored by the Fast APB bridge, which performs the correspondent APB
transfer by inverting the read/write line with respect to the ASB and generates a PWRITE signal on the APB.
The DMA transfer is acknowledged on the APB by asserting a PSELDMA signal for the given peripheral. The
data is timed by PSTB as on a normal APB transfer. The APB address PA is not used for DMA transfers.
The APB bridge receives two signals from the DMA controller called CHAN [1:0], which tells it which DMA
channel (peripheral) the DMA access is for. All other information comes from monitoring the ASB bus signals.
For example, the direction of transfer comes from BWRITE (the sense is inverted to get the APB signal), and
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMS81C2012A | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012AK | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012ALQ | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012AQ | INDUCTOR*100UH*0.73AMP*0.672OHM*15%*SURFACE MOUNT |
| HMS81C2020A | INDCTR, PWR, SMT 1.5UH, 15%, 6.9 A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMS30C7210 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ARM Based 32-Bit Microprocessor |
| HMS3224M3 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-10 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-12 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-15 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。