- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370643 > HMS30C7202N (Electronic Theatre Controls, Inc.) Highly-intergrated MPU PDF資料下載
參數(shù)資料
| 型號： | HMS30C7202N |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Highly-intergrated MPU |
| 中文描述： | 高intergrated微處理器 |
| 文件頁數(shù)： | 65/179頁 |
| 文件大小： | 2127K |
| 代理商： | HMS30C7202N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁
HMS30C7202N
2004 MagnaChip Semiconductor Ltd. All Rights Reserved. Version 1.1
- 60 -
15:10
R/W
Vertical Sync Pulse Width
The 6-bit vertical sync pulse width (VSW) field is used to specify the pulse width of the vertical
synchronization pulse in active mode, or is used to add extra dummy line clock delays
between frames in passive mode. Should be small for passive LCD, but should be long
enough to re-program the video palette under interrupt control, without writing the video
palette at the same time as video is being displayed. The register is programmed with the
number of lines of VSync minus one.
Lines Per Screen
The Lines Per Screen (LPS) bit-field is used to specify the number of lines or rows per LCD
panel being controlled. LPS is a 10-bit value that represents 1-1024 Lines Per Screen. The
register is programmed with the number of lines per screen minus 1.
9:0
R/W
8.2.7
LCD Timing 2 Register
LCD Timing 2 Register (LcdTiming2) controls various functions associated with the timing of the LCD controller.
0x80010028
15
SLV
14
IEO
13
IPC
12
IHS
27
26
25
CPL
9
24
23
22
21
20
19
18
17
16
Skip4
11
IVS
BCD
10
ACB
8
7
6
5
LCS
4
PCD
3
2
1
0
Bits
31:28
27
Type
-
R/W
Function
Reserved
Set this bit to "1" when running a color passive LCD with slave mode. This produces an
irregular clock to the LCD, where every fourth clock pulse is suppressed (the clock stays LOW
for one clock period). This is necessary because two-and-two-third pixels per clock, which are
sent to the LCD, is not an integer multiple. This means that three clocks will be output every
four-clock period. If PCD is zero, then eight pixels will be output every eight LcdClk periods,
since the LCD CP clock will be half the frequency of LcdClk.
Bypass Pixel Clock Divider
Setting this bit allows an undivided LCD clock to be output on LCD. This bit could only be set
for TFT mode but not in normal cases.
Clocks Per Line
This is the actual number of clocks output to the LCD panel each line, minus one. This must
be programmed, in addition to the PPL field in the LCD Timing 0 Register. The number of
clocks per line is the number of pixels per line divided by 1, 4, 8 or two-and-two-thirds for TFT
mode, mono 4-bit mode, mono 8-bit, or color STN mode (22/3) respectively.
Slave mode
Slave (or genlock) LCD to VGA video. The HSync and VSync are locked to the VGA timing
generator. The LCD horizontal timing must be carefully programmed if sharing DMA data
Invert Output Enable
The Invert Output Enable (IEO) bit is used to select the active and inactive state of the output
enable signal in active display mode. In this mode, the AC-bias pin is used as an enable that
signals the off-chip device when data is actively being driven out using the pixel clock. When
IEO=0, the LcdAC pin is active HIGH. When IEO=1, the LcdAC pin is active LOW. In active
display mode, data is driven onto the LCD's data lines on the programmed edge of LcdCP
when LcdAC is in its active state.
0 - LcdAC pin is active HIGH in TFT mode
1 - LcdAC pin is active LOW in TFT mode
Invert Pixel Clock
The Invert Pixel Clock (IPC) bit is used to select which edge of the pixel clock pixel data is
driven out onto the LCD's data lines. When IPC=0, data is driven onto the LCD's data lines on
the rising-edge of LcdCP. When IPC=1, data is driven onto the LCD's data lines on the falling-
edge of LcdCP.
0 - Data is driven on the LCD's data lines on the rising-edge of LcdCP.
1 - Data is driven on the LCD's data lines on the falling-edge of LcdCP.
Invert Hsync
The Invert HSync (IHS) bit is used to invert the polarity of the LcdLP signal.
0 - LcdLP pin is active HIGH and inactive LOW.
26
R/W
25:16
R/W
15
R/W
14
R/W
13
R/W
12
R/W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMS81C2012A | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012AK | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012ALQ | CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver |
| HMS81C2012AQ | INDUCTOR*100UH*0.73AMP*0.672OHM*15%*SURFACE MOUNT |
| HMS81C2020A | INDCTR, PWR, SMT 1.5UH, 15%, 6.9 A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMS30C7210 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ARM Based 32-Bit Microprocessor |
| HMS3224M3 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-10 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-12 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
| HMS3224M3-15 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:SRAM MODULE 768KBit (32K x 24-Bit) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。