- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1916 > DS34S132GN+ (Maxim Integrated Products)IC TDM OVER PACKET 676-BGA PDF資料下載
參數(shù)資料
| 型號： | DS34S132GN+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 135/194頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TDM OVER PACKET 676-BGA |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 功能： | TDM-over-Packet（TDMoP） |
| 接口： | TDMoP |
| 電路數(shù)： | 1 |
| 電源電壓： | 1.8V, 3.3V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 676-BGA |
| 供應(yīng)商設(shè)備封裝： | 676-PBGA（27x27） |
| 包裝： | 管件 |
| 其它名稱： | 90-34S13+2N0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁當(dāng)前第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
DS34S132 DATA SHEET
19-4750; Rev 1; 07/11
45 of 194
For RXP Bundles, the S132 monitors the received Control Word L-bit field. If the RXP Bundle is programmed with
B.BCDR1.SCSCFPD = 1 (verify packet size) and the received L-bit = “0” (“PW payload is valid”), the S132 discards
the packet if the PW packet payload size does not match the PMS setting. If SCSCFPD = 1, the received L-bit = 1
(packet payload invalid) and B.BCDR1.LBCAI = 1 (conditioning for L-bit = 1) the PMS setting is ignored.
B.BCDR1.SCSNRE selects whether the packets for RXP SAT/CES Bundles are re-ordered when they are received
out of order. B.BCDR1.RSNS is used to specify whether the Sequence Number in the Control Word or RTP header
is used by this re-ordering function.
A packet is only accepted as a SAT/CES Bundle if the first 4 bits of the Control Word equal 0h. Packet payload
data for RXP SAT/CES Bundles is stored in a Jitter Buffer according to its Sequence Number. When a packet for a
Bundle is “missing” (Sequence Number not received) or the Jitter Buffer underruns, the S132 replaces the missing
data at the transmit TDM Port according to the B.BCDR4.SCLVI setting.
For CES Bundles when B.BCDR4.SCLVI is enabled, the S132 uses the last received byte (Last Value) for each
Timeslot of the Bundle to replace the missing data for up to 375 us. After 375 us, the Conditioning Data selected by
B.BCDR4.RXCOS is inserted. If SCLVI is disabled, the missing data is immediately replaced by Conditioning Data.
For SAT Bundles, the Unstructured format does not identify byte boundaries so the SCLVI function must be
disabled so that Conditioning Data is always used to replace SAT missing data.
9.2.5.2 TDM Port Priority
Each Port can be assigned as “high” or “l(fā)ow” priority, using Pn.PTCR1.DP (TXP direction) and Pn.PRCR1.EP (RXP
direction) so that the SAT/CES/HDLC Engines process some TDM Ports before others. In most applications all
TDM Ports should be assigned the same priority level.
9.2.5.3 Jitter Buffer Settings
The Jitter Buffer provides a means of transitioning TDM data between the PW and TDM domains (RXP direction).
There are 3 fundamental issues when reconstructing a TDM data stream from a stream of packetized data: data
content, delay and frequency. The S132 Jitter Buffer settings are complex so it is important to understand the
parameters that are affected by these settings.
For TDM services, all 3 issues are important. For example, if voice data is delivered error-free, but with 1 second of
delay, then the conversation can be confusing (each person does not know how long to wait to keep from talking
over the other person). A voice connection that adds more than 150 ms of delay is considered a poor connection,
although in unusual cases, up to 400 ms of delay may be accepted. As another example, for PCM voice switching
(e.g. PBX or Class 5 switch), if the reconstructed TDM data is error-free, but the TDM line frequency is not
synchronized to the voice switch, the TDM switching process will corrupt the data. A TDM voice connection is not
significantly affected by a small amount of data corruption, whereas a computer data connection, generally,
depends on almost error-free transmission to minimize the need for re-transmission. All 3 issues are important.
The S132 transmit TDM Port Jitter/Wander performance is affected by the clocking technique that is used. If an
external clock is used, then the S132 Jitter/Wander is primarily determined by the Jitter/Wander of the external
reference. If an internal Clock Recovery Engine is used, then the Jitter (high frequency variation) is determined
from an internal S132 frequency synthesizer that is designed to comply with the TDM Jitter requirements in all
Clock Recovery settings and conditions. The Wander (low frequency variation) is determined by how well the Clock
Recovery Engine can reconstruct the timing of the incoming packet stream. The performance of the Clock
Recovery Wander depends on the maximum excursion and nature of the packet stream PDV, and on the packet
transmission error rate (high packet loss may affect the performance). When it is possible, PWs that are used to
carry Clock Recovery information should be assigned a high priority on the originating PW end point to minimize
the PDV. B.BCDR3.TXBPS can be used to select S132 internal high priority TXP processing and the TXP VLAN
Header P-bits (programmed in the TXP Header Descriptor) can be used to indicate high priority to the network.
The S132 Jitter Buffer smoothes the irregular (bursty) RXP packet rate. The Jitter Buffer stores and then supplies
data as needed according to the transmit TDM Port timing. Because the TDM Port line rate is nearly constant (with
only small variations), the TDM Port cannot significantly slow down or speed up to compensate for too much or too
little stored data. To compensate for the irregular packet rate (burstiness), an infinite depth Jitter Buffer would
insure that data is never lost/discarded, but would also potentially store so much data that the forwarding delay is
too long (potentially making a conversation impossible). A very shallow Jitter Buffer would minimize the delay, but
may not store enough data to prevent a data under-run event (missing data is replaced with dummy data). Each
PW system must determine how to balance these conditions (discard, delay and under-run).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS34T102GN+ | IC TDM OVER PACKET 484TEBGA |
| DS3501U+H | IC POT NV 128POS HV 10-USOP |
| DS3502U+ | IC POT DGTL NV 128TAP 10-MSOP |
| DS3503U+ | IC POT DGTL NV 128TAP 10-MSOP |
| DS3897MX | IC TXRX BTL TRAPEZIODAL 20-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS34S132GN+ | 功能描述:通信集成電路 - 若干 32Port TDM-Over-Pack Transport Device RoHS:否 制造商:Maxim Integrated 類型:Transport Devices 封裝 / 箱體:TECSBGA-256 數(shù)據(jù)速率:100 Mbps 電源電壓-最大:1.89 V, 3.465 V 電源電壓-最小:1.71 V, 3.135 V 電源電流:50 mA, 225 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Tube |
| DS34S132GNA2+ | 功能描述:通信集成電路 - 若干 32Port TDM-Over-Pack Transport Device RoHS:否 制造商:Maxim Integrated 類型:Transport Devices 封裝 / 箱體:TECSBGA-256 數(shù)據(jù)速率:100 Mbps 電源電壓-最大:1.89 V, 3.465 V 電源電壓-最小:1.71 V, 3.135 V 電源電流:50 mA, 225 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Tube |
| DS34T101 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Single/Dual/Quad/Octal TDM-over-Packet Chip |
| DS34T101_08 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Single/Dual/Quad/Octal TDM-over-Packet Chip |
| DS34T101_09 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Single/Dual/Quad/Octal TDM-over-Packet Chip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。