- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1916 > DS34S132GN+ (Maxim Integrated Products)IC TDM OVER PACKET 676-BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | DS34S132GN+ |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 119/194頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC TDM OVER PACKET 676-BGA |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 功能： | TDM-over-Packet（TDMoP） |
| 接口： | TDMoP |
| 電路數(shù)： | 1 |
| 電源電壓： | 1.8V, 3.3V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 676-BGA |
| 供應(yīng)商設(shè)備封裝： | 676-PBGA（27x27） |
| 包裝： | 管件 |
| 其它名稱： | 90-34S13+2N0 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)當(dāng)前第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)
DS34S132 DATA SHEET
19-4750; Rev1; 7/11
30 of 194
Each HDLC Bundle can be configured to support any number of DS0s up to the entire TDM Port line rate. In the
RXP direction the PW Header is stripped off and a Buffer is used to store the complete packet so that the packet’s
Ethernet FCS can be verified before transmitting the payload data at the TDM Port. In the TXP direction the HDLC
encoding is stripped off. When a complete HDLC frame has been received and the HDLC FCS has been verified,
the S132 appends a programmed TXP Bundle Header and generates a PW packet. A Timeslot Assignment block
provides a DS0 cross-connect function to interconnect the payload of any HDLC Bundle to any set of DS0 positions
on a single TDM Port.
9.1.3 SAT/CES PW-Timing Connections
SAT/CES TDMoP PW packets intrinsically always carry timing information by the constant periodic transmission
rate of the PW packets. The Adaptive Clock Recovery (ACR) technique takes advantage of this fact and does not
require that a TDMoP PW packet include a Timestamp header field. The Differential Clock Recovery (DCR)
Technique does not directly utilize the periodic transmission rate, but instead utilizes RTP Timestamps to indicate
the time differences between each successive PW packet. Every TDMoP PW packet includes ACR timing
information and can optionally include Timestamps.
When more than one TDMoP PWs are associated with a single TDM Port and the timing for that TDM Port uses
clock recovered timing, only one Bundle/PW can be programmed to include a PW-Timing Connection (to supply the
timing) and the frequency (data rate) for all of the other Bundle/PW streams assigned to that TDM Port must be
identical (synchronized). Otherwise the data, at the transmit TDM Port, for a non-synchronous PW would be
corrupted (the TDM Port can only transmit at one line rate). When timing information is included in PW packets, but
the Bundle does not include a PW-Timing Connection, the timing information is ignored by the S132.
The DS34S132 internal PW-Timing Connections are used by the RXP Clock Recovery Engines and the TXP RTP
Timestamp Generator. PW-Timing Connections can be set up in either direction or in both directions. The RXP and
TXP PW-Timing Connections are diagramed in Figure 9-5.
Figure 9-5. Bundle PW-Timing Connections
DS34S132
TXP SAT/CES Engine Timing
RTP Timestamp Generator
TXP Pkt
Generator
Rcv TDM Timing
TXP Timing
RXP SAT/CES Engine Timing
Clock Recovery Engine
TDM
Port
RXP Pkt
Classifier
Ethernet
MAC
Xmt TDM Timing
RXP Timing
The S132 supports up to 32 RXP Clock Recovery PW-Timing Connections (one for each transmit TDM Port) and
up to 256 TXP, RTP Timestamp, PW-Timing Connections (one for each TXP Bundle). Each RXP PW-Timing
Connection is programmed as part of the RXP Bundle parameters. Each TXP PW-Timing Connection is enabled by
programming the TXP Header Descriptor to include an RTP Header.
In the RXP direction the Classifier identifies the packets for an RXP PW-Timing Connection when a received packet
matches the Header protocol and BID of a Bundle and that Bundle is programmed for “Clock Recovery”. The PW-
Timing information from the packet is forwarded to the appropriate Clock Recovery Engine which in turn is used to
drive the timing of a transmit TDM Port. The clock recovery timing information can be derived from the RXP packet
rate (ACR) or RTP Differential Timestamps (DCR-DT).
In the TXP direction, the PW timing information is derived from the receive TDM Port. A TXP packet is periodically
generated when the prescribed amount of SAT/CES Payload has been received from the TDM Port. The TXP PW-
Timing information is conveyed through the rate at which TXP packets are transmitted (ACR) but can also be
supplemented by inserting an optional TXP RTP Timestamp. The TXP PW-Timing Connection (when
included/enabled in a TXP Bundle) inserts the optional TXP RTP Timestamp. The TXP PW-Timing Connection is
not required if the far end clock recovery uses the ACR technique.
A Bundle that includes a PW-Timing Connection (RXP and/or TXP direction) can also include a SAT/CES Payload
Connection. If the Bundle does not include a SAT/CES Connection, the Bundle/PW is called a “Clock Only”
Bundle/PW. Clock Only packets do not include payload data, but instead only carry the timing information
(conveyed through the packet transmission rate and/or RTP Timestamps).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS34T102GN+ | IC TDM OVER PACKET 484TEBGA |
| DS3501U+H | IC POT NV 128POS HV 10-USOP |
| DS3502U+ | IC POT DGTL NV 128TAP 10-MSOP |
| DS3503U+ | IC POT DGTL NV 128TAP 10-MSOP |
| DS3897MX | IC TXRX BTL TRAPEZIODAL 20-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS34S132GN+ | 功能描述:通信集成電路 - 若干 32Port TDM-Over-Pack Transport Device RoHS:否 制造商:Maxim Integrated 類型:Transport Devices 封裝 / 箱體:TECSBGA-256 數(shù)據(jù)速率:100 Mbps 電源電壓-最大:1.89 V, 3.465 V 電源電壓-最小:1.71 V, 3.135 V 電源電流:50 mA, 225 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Tube |
| DS34S132GNA2+ | 功能描述:通信集成電路 - 若干 32Port TDM-Over-Pack Transport Device RoHS:否 制造商:Maxim Integrated 類型:Transport Devices 封裝 / 箱體:TECSBGA-256 數(shù)據(jù)速率:100 Mbps 電源電壓-最大:1.89 V, 3.465 V 電源電壓-最小:1.71 V, 3.135 V 電源電流:50 mA, 225 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Tube |
| DS34T101 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Single/Dual/Quad/Octal TDM-over-Packet Chip |
| DS34T101_08 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Single/Dual/Quad/Octal TDM-over-Packet Chip |
| DS34T101_09 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Single/Dual/Quad/Octal TDM-over-Packet Chip |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。