- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384032 > TVP3026-220 (Texas Instruments, Inc.) Video Interface PALETTE Exract(組合像素模式視頻接口調(diào)色器) PDF資料下載
參數(shù)資料
| 型號： | TVP3026-220 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Video Interface PALETTE Exract(組合像素模式視頻接口調(diào)色器) |
| 中文描述： | 視頻接口調(diào)色板Exract（組合像素模式視頻接口調(diào)色器） |
| 文件頁數(shù)： | 95/107頁 |
| 文件大?。?/td> | 707K |
| 代理商： | TVP3026-220 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁當(dāng)前第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁
C–1
Appendix C
Recommended Clock Programming Procedures
The following procedures are recommended for programming the TVP3026 PLLs. In a typical system, many
combinations of resolution and refresh rates are possible. The PLLs must be able to switch between any
two of these frequencies. It is difficult to test all possible combinations. In order to reduce the possibility of
error, it is recommended that the PLL is reset prior to programming. This causes the voltage controlled
oscillator (VCO) to stop oscillating prior to searching for the new programmed frequency. When this is done,
the frequency search always begins at the same point and the possibility for error is greatly reduced.
MCLK PLL
This is the simplified method of programming the MCLK PLL. If the system does not allow MCLK to be
stopped or is sensitive to transition effects on MCLK, the procedure described in Section 2.4.2.1 can be used
instead.
1.
Disable MCLK PLL (PLLEN bit = 0).
2.
Program MCLK PLL N, M, and P registers (with PLLEN bit = 1) for new frequency.
VGA Mode Setup
1.
Set loop clock PLL PLLEN bit to 0.
2.
Set pixel clock PLL PLLEN bit to 0.
3.
Set PLLSEL(1, 0) bits to 1x. (This causes programmed PLLEN bits to take effect. VCOs are
stopped.)
4.
Set PLLSEL(1, 0) bits to 00 (25.057 MHz) or 01 (28.686 MHz).
Table C–1. Programming Procedure – VGA Mode Setup
Index
Data
Comment
1A
77
Select CLK0 as clock source. Set bits 6–4 to disable
unused VCLK output.
18, 19
80, 98
VGA mode
2C
2A
Point to P registers
2F
0
Set loop clock PLL PLLEN bit to 0
2D
0
Set pixel clock PLL PLLEN bit to 0
PLLSEL(1, 0)
11
Causes programmed PLLEN bits to take effect. VCOs
are stopped.
PLLSEL(1, 0)
00 (for 25.057 MHz)
01 (for 28.636 MHz)
Select one of the hard-wired VGA pixel clock PLL
settings.
39
1. These procedures show the order of programming that should be used for programming the clocks and
related registers. The complete mode setup may require other registers to be programmed also.
2. In standard VGA modes, the PLLSEL(1,0) inputs select the pixel clock PLL fixed frequency settings (25.057
MHz or 28.636 MHz). The loop clock PLL is normally reset and the pixel clock PLL is routed to the RCLK
output.
18
Pixel clock PLL routed to RCLK terminal (see Note 2).
NOTES:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TVP3026-250 | Video Interface PALETTE Exract(組合像素模式視頻接口調(diào)色器) |
| TX24 | 60.8 MM 5 X 8 DOT MATRIX DISPLAYS |
| TXB0102DCTR | 2-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR WITH AUTO DIRECTION SENSING AND 【15-kV ESD PROTECTION |
| TXB0102DCTT | 2-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR WITH AUTO DIRECTION SENSING AND 【15-kV ESD PROTECTION |
| TZX7V5D | surface mount silicon Zener diodes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TVP3026-220AMDN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette |
| TVP3026-220APCE | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette |
| TVP3026-220BMDN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette |
| TVP3026-220BPCE | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TVP3026-220MDN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。