![](http://datasheet.mmic.net.cn/370000/TVP3026-135_datasheet_16743199/TVP3026-135_17.png)
2–3
Table 2–2. Indirect Register Map (Extended Registers) (Continued)
INDEX
R/W
DEFAULT
REGISTER ADDRESSED
BY INDEX REGISTER
0x3D
R
XX
CRC Remainder MSB
0x3E
W
XX
CRC Bit Select
0x3F
R
0x26
ID
0xFF
W
XX
Software Reset
NOTE 1: Reserved registers should be avoided; otherwise, circuit behavior
could deviate from that specified.
2.1.1
The 8/6 terminal is used to select between an 8-bit (set to 1) or 6-bit (reset to 0) data path to the color palette
RAM and it is provided in order to maintain compatibility with the INMOS IMSG176. When
miscellaneous-control register bit 2 (MSC2) is set to 1, the 8/6 terminal is disabled and 8/6 operation is
controlled by bit 3 of the miscellaneous-control register (MSC3). The reset default is for the 8/6 terminal to
be enabled (miscellaneous-control register bit 2 = 0, see Section 2.2, Color Palette RAM).
8/6 Operation
2.1.2
The pixel read-mask register (direct register: 0010) is an 8-bit register used to enable or disable a bit plane
from addressing the color-palette RAM in the pseudo-color and VGA modes. Each palette address bit is
logically ANDed with the corresponding bit from the read-mask register before going to the palette-page
register and addressing the palette RAM.
Pixel Read-Mask Register
2.1.3
The palette page register (index: 0x1C) allows selection of multiple color look-up tables stored in the palette
RAM when using a mode that addresses the palette RAM with less than 8 bits. When using 1, 2, or 4 bit
planes in the pseudo-color or direct-color + overlay modes, the additional planes are provided from the page
register before the data addresses the color palette. This is illustrated in Table 2–3.
Palette-Page Register
NOTE
The additional bits from the page register are inserted after the read mask.
The palette-page register specifies the additional bit planes for the overlay field in
direct-color modes with less than 8 bits per pixel overlay.
Table 2–3. Allocation of Palette-Page Register Bits
NUMBER OF BIT PLANES
MSB
PALETTE ADDRESS BITS
LSB
8
M
M
M
M
M
M
M
M
4
P7
P6
P5
P4
M
M
M
M
2
P7
P6
P5
P4
P3
P2
M
M
1
P7
P6
P5
P4
P3
P2
P1
M
M = bit from pixel port and Pn = n bit from page register.