參數(shù)資料
型號： TVP3026-220
廠商： Texas Instruments, Inc.
英文描述： Video Interface PALETTE Exract(組合像素模式視頻接口調(diào)色器)
中文描述： 視頻接口調(diào)色板Exract（組合像素模式視頻接口調(diào)色器）
文件頁數(shù)： 39/107頁
文件大?。?/td> 707K
代理商： TVP3026-220
2–25
Table 2–17. Multiplex Mode and Bus-Width Selection (Continued)
MODE
SUB-
MODE
TRUE-
COLOR-
CONTROL
REGISTER
(INDEX
0x18)
MULTIPLEX-
CONTROL
REGISTER
(INDEX
0x19)
DATA
BITS
PER
PIXEL
(see
Note 3)
PIXEL
BUS
WIDTH
MULTI-
PLEX
RATIO
(see
Note 4)
OVERLAY
BITS
PER
PIXEL
TABLE
REFERENCE
(see
Note 5)
Direct-
Color
5
16 bit XGA
16-bit XGA
R-G-B
5–6–5
6
16-bit
TARGA
O-R-G-B
1–5–5–5
0x05
0x52
16
16
1
NA
d13
0x05
0x53
16
32
2
NA
d14
0x05
0x54
16
64
4
NA
d15
0x04
0x52
15
16
1
1
d16
0x04
0x53
15
32
2
1
d17
0x04
0x54
15
64
4
1
d18
7
16 bit
16-bit
R-G-B
6–6–4
0x03
0x52
16
16
1
NA
d19
0x03
0x53
16
32
2
NA
d20
0x03
0x54
16
64
4
NA
d21
8
16 bit
16-bit
R-G-B-O
4–4–4–4
0x01
0x52
12
16
1
4
d22
0x01
0x53
12
32
2
4
d23
0x01
0x54
12
64
4
4
d24
True
Color
1
0x56
0x5B
24
32
4:3
NA
d1
Packed-24
Packed 24
R-G-B
8 8 8
8–8–8
0x56
0x5C
24
64
8:3
NA
d2
0x5E
0x5B
24
32
5:4
NA
d3
0x5E
0x5C
24
64
5:2
NA
d4
2
0x57
0x5B
24
32
4:3
NA
d5
Packed-24
Packed 24
B-G-R
8 8 8
8–8–8
0x57
0x5C
24
64
8:3
NA
d6
0x5F
0x5B
24
32
5:4
NA
d7
0x5F
0x5C
24
64
5:2
NA
d8
3
32-Bit
X-R-G-B
0x46
0x5B
24
32
1
NA
d9
0x46
0x5C
24
64
2
NA
d10
4
32-bit
B-G-R-X
0x47
0x5B
24
32
1
NA
d11
0x47
0x5C
24
64
2
NA
d12
NOTES:
3. Data bits per pixel is the number of bits of pixel information used as color data for each displayed pixel, often
referred to as the number of bit planes.
4. Multiplex ratio indicates the number of pixels per bus load or the number of pixels associated with each
LCLK (load clock) pulse. For example, with a 64-bit pixel bus width and 8 bit planes, each bus load is
comprised of 8 pixels. The RCLK frequency must be chosen as a function of the multiplex mode selected.
The RCLK frequency is not automatically set by mode selection; it must be set by programming the loop
clock PLL registers.
5. This column is a reference to Tables 2–18 through 2–21, where the actual manipulation of pixel information
and pixel latching sequences are illustrated for each of the multiplexing modes. For the pseudo-color pixel
latching sequence (V1 and S1 through S12) refer to Table 2–18. For the packed-24 mode pixel latching
sequence associated with the direct-color and true-color modes, refer to Table 2–19. For the direct-color
mode pixel latching sequence, refer to Table 2–20 for little-endian format and to Table 2–21 for big-endian
format.
相關(guān)PDF資料
PDF描述
TVP3026-250 Video Interface PALETTE Exract(組合像素模式視頻接口調(diào)色器)
TX24 60.8 MM 5 X 8 DOT MATRIX DISPLAYS
TXB0102DCTR 2-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR WITH AUTO DIRECTION SENSING AND 【15-kV ESD PROTECTION
TXB0102DCTT 2-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR WITH AUTO DIRECTION SENSING AND 【15-kV ESD PROTECTION
TZX7V5D surface mount silicon Zener diodes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TVP3026-220AMDN 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette
TVP3026-220APCE 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette
TVP3026-220BMDN 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette
TVP3026-220BPCE 制造商:Rochester Electronics LLC 功能描述:- Bulk
TVP3026-220MDN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*