![](http://datasheet.mmic.net.cn/Pericom/PI7C9X7954AFDE_datasheet_99390/PI7C9X7954AFDE_63.png)
PI7C9X7954
PCI Express Quad UART
Datasheet
Page 63 of 70
May 2013 – Revision 1.4
Pericom Semiconductor
8. EEPROM INTERFACE
The EEPROM interface consists of five pins: SR_DI (EEPROM data input), SR_DO (EEPROM data
output), SR_CS (EEPROM chip select), SR_CLK_O (EEPROM clock output), and SR_ORG (EEPROM
organization). The device may control a 93C56 or compatible parts using 2K bits. The EEPROM is used to
initialize a number of registers before enumeration. This is accomplished at start-up when RTS[0] is
de-asserted, at which time the data from the EEPROM is loaded. The EEPROM interface is organized into
a 16-bit base, and the device supplies a 7-bit EEPROM word address.
8.1. AUTO MODE EERPOM ACCESS
The device may access the EEPROM in a WORD or BYTE format, which is decided by the SR_ORG# at
start-up. If SR_ORG# is asserted at start-up, EEPROM is accessed using the WORD format. Otherwise,
Byte format is used.
8.2. EEPROM MODE AT RESET
During a reset, the device will automatically load the information/data from the EEPROM if the automatic
load condition is met. The first offset in the EEPROM contains a signature. If the signature is recognized,
and if RTS[0] is de-asserted, the autoload initiates right after the reset.
8.3. EEPROM SPACE ADDRESS MAP AND DESCRIPTION
EEPROM
ADDRESS
PCIE REGISTER OFFSET
DEFAULT
Value
DESCRIPTION
00h
A868h
Check Code
02h
Offset 00h bit[15:0]
12D8h
Vendor ID
04h
Offset 00h bit[31:16]
7954h
Device ID
06h
Offset 2Ch bit[15:0]
0000h
Subsytem Vendor ID
08h
Offset 2Ch bit[31:16]
0000h
Subsytem ID
0Ah
Bit[0] - Offset 80h bit[21]
0b
Device Specific Initialization: When set, the DSI is
required.
Bit[3:1] - Offset 80h bit[24:22]
111b
Aux. Current: When set, the I/O bridge needs 375
mA in D3 state.
Bit[4] - Offset 80h bit[25]
1b
D1 Support: When set, this bridge supports D1
Power Management state.
Bit[5] - Offset 80h bit[26]
1b
D2 Support: When set, this bridge supports D2
Power Management state.
Bit[10:6] - Offset 80h bit[31:27]
01000b
PME Support: When set, the PME supports D1 and
D2 Power Management states.
Bit[11] - Offset 84h bit[3]
1b
No Soft Reset: When set, the device does not
trigger the Internal Reset Command during the
transition from D3hot to D0 power state.
Bit[13:12] - Offset A8h bit[14:13]
00b
XPIP CSR0
0Ch
Offset B0h bit[15:0]
0000h
Replay Time-out Counter
0Eh
Offset B0h bit [31:16]
0000h
Acknowledge Latency Timer
10h
Bit[1:0] - Offset ECh bit[11:10]
11b
ASPM Capability Support: When set, this bridge
supports L0s and L1 entry
Bit[4:2] - Offset ECh bit[14:12]
011b
Exit L0s Latency Timer
Bit[7:5] - Offset ECh bit[17:15]
000b
Exit L1 Latency Timer
12h
Offset B4h bit[15:0]
0000h
UART Transmitter Drive Enable:
RS232/422/485-2W/485-4W Selection for UART 0
to 3
13-0093