參數(shù)資料
型號： OR3TP12
英文描述： Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
中文描述： 現(xiàn)場可編程系統(tǒng)芯片（促進文化基金）嵌入式主/目標PCI接口
文件頁數(shù)： 56/128頁
文件大?。?/td> 2450K
代理商： OR3TP12
ORCAOR3TP12 FPSC
Embedded Master/Target PCI Interface
Data Sheet
March 2000
56
L Lucent Technologies Inc.
PCI Bus Core Target Controller Detailed
Description
(continued)
Write Data Transfer
The FPGA application enters the write data phase by
deasserting
taenn
and asserting
twdataenn
. On every
cycle that
twdataenn
is asserted, the FPGA applica-
tion receives write data and its associated byte enables
from the Target write data FIFO (64 32-bit words; 32
64-bit words) via bus
twdata
(quad-port mode) or
datatofpga
(dual-port mode with
fifo_sel
= 1), provid-
ing the write data FIFOs are not empty (
tw_emptyn
=
1).
twdataenn
must not be asserted when the write
data FIFOs are empty (
tw_emptyn
is asserted). Note
that
tw_emptyn
can be updated on the same clock
edge as
twdataenn
is sampled.
The distinction between a burst write and a single
access is provided by the burst indication bit
(
twdata[17]
(quad-port);
datatofpgax[1]
(dual-port
with
fifo_sel
= 1), or behavior of the
twlastcycn
signal
during the data phase. When
twlastcycn
is asserted,
this signal informs the FPGA application of the end of
the write data phase.
twlastcycn
will remain deas-
serted with every write data element except the last
element on bus
twdata
(quad-port mode) or
datatof-
pga
(dual-port mode with
fifo_sel
= 1). For example,
on a single 32-bit word transfer in dual-port mode,
twlastcycn
would be asserted during the entire write
data phase, since the last data phase is the only data
phase of this transfer.
When executing on a 64-bit PCI bus (
pci_64bit
= 1) or
a burst Target write, the write data transferred from the
FPGA application is aligned on 64-bit address bound-
aries. This alignment may transfer extra padding data
from the FIFOs for activity during 32-bit PCI transfers.
For transfers starting at an odd 32-bit PCI address
(
ad2
= 1), the FPGA application will receive a 32-bit
padding data word at the beginning of the write data
phase. For burst transfers starting at an even PCI
address (
ad2
= 0) with an odd number of 32-bit data
words, a 32-bit padding data word will be received at
the end of the data phase. Padding data words are indi-
cated by data words with all of its byte enables deas-
serted.
For single 32-bit transactions (Burst indication bit deas-
serted) on 32-bit PCI buses (
pci_64bit
= 0), the Target
FIFO interface will perform proper data alignment. Dur-
ing the data phase, the FPGA application will only
receive the 32-bit data word, and no padding words are
present.
Target Write Data FIFO Empty/Almost Empty
When the Target write FIFO contains four or fewer
64-bit data elements, the Target FIFO interface asserts
tw_aemptyn
the FIFO almost empty indicator. This
allows some latency to exist in the FPGA’s response
without risking overreading the FIFO. When the FPGA
application has read all data out of the Target write
FIFO, the Target FIFO interface asserts
tw_emptyn
,
the FIFO empty indicator. Since data can be simulta-
neously written to, and read from, the Target write
FIFO, both
tw_aemptyn
and
tw_emptyn
can change
states in either direction multiple times in the course of
a burst data transfer.
Target Write Termination
Target write termination will be by normal Master termi-
nation, disconnect associated with a full Target write
data FIFO, retry associated with a pending Target
transaction, or a reset by
rstn
.
On the Target FIFO interface,
twlastcycn
signals when
the last item remaining in the Target write FIFO has
been received by the FPGA application (although the
actual PCI bus transaction may have completed much
earlier). The Target FIFO interface then signals end of
transaction to the FPGA application by deasserting
treqn
for at least one clock. If
treqn
subsequently reas-
serts, this indicates a new, unrelated transaction.
Reset
The FPGA application can apply a reset signal to place
the Target FIFO interface logic in a known state, clear-
ing the Target FIFOs and resetting
tstatecntr
. The
reset signal,
tfifoclrn
, is asynchronous and therefore
should be asserted for a minimum of one clock cycle
and deasserted for a minimum of one clock cycle
before continuing.
It is not recommended to assert
tfifoclrn
while a cur-
rent PCI transaction is in progress (
treqn
is asserted),
since proper PCI bus termination is not guaranteed.
Only
rstn
will reset the internal Target PCI state
machines, while a PCI transaction is in progress.
相關PDF資料
PDF描述
OR62 OR62 is a 6-input OR gate with 2x drive strength
OR73 7-input OR gate with 3x drive strength.
OR8GU41 DIFFUSED TYPE (HIGH SPEED RECTIFIER APPLICATIONS)
ORCAORT4622 Field-Programmable System Chip (FPSC) Four-Channel x 622 Mbits/s Backplane Transceiver
ORCAORT82G5 1.0?.25/2.0?.5/3.125 Gbits/s Backplane Interface FPSC
相關代理商/技術參數(shù)
參數(shù)描述
OR3TP12-6BA256 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP126BA256-DB 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP12-6BA256I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP126BA256I-DB 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP12-6BA352 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*