參數(shù)資料
型號: OR3TP12
英文描述: Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
中文描述: 現(xiàn)場可編程系統(tǒng)芯片(促進(jìn)文化基金)嵌入式主/目標(biāo)PCI接口
文件頁數(shù): 29/128頁
文件大?。?/td> 2450K
代理商: OR3TP12
Lucent Technologies Inc.
Lucent Technologies Inc.
29
Data Sheet
March 2000
ORCA OR3TP12 FPSC
Embedded Master/Target PCI Interface
PCI Bus Core Detailed Description
(continued)
Embedded Core/FPGA Interface Signal Locations
Table 7 lists the physical locations of all signals on the embedded core/FPGA interface. Separate names are pro-
vided for dual-port and quad-port bus signals, since their functionality is port mode dependent.
Table 7. OR3TP12 FPGA/PCI Core Interface Signal Locations
Embedded Core/FPGA
Interface Site
FPGA Input Signal
FPGA Output Signal
Dual-Port Mode
Quad-Port Mode
Dual-Port Mode
Quad-Port Mode
cfgshiftenn
twburstpendn
(unused)
(unused)
datafmfpga0
datafmfpga1
datafmfpga2
datafmfpga3
datafmfpga4
datafmfpga5
datafmfpga6
datafmfpga7
datafmfpga8
datafmfpga9
datafmfpga10
datafmfpga11
datafmfpga12
datafmfpga13
datafmfpga14
datafmfpga15
fclk2
datafmfpgax
0
datafmfpgax
1
twdataenn
trdataenn
fpga_syserror
t_abort
t_retryn
taenn
(unused)
(unused)
(unused)
(unused)
PB1A
PB1B
PB1C
PB1D
PB2A
PB2B
PB2C
PB2D
PB3A
PB3B
PB3C
PB3D
PB4A
PB4B
PB4C
PB4D
PB5A
PB5B
PB5C
PB5D
disctimerexpn
t_ready
pci_cfg_stat
treqn
datatofpga0
datatofpga1
datatofpga2
datatofpga3
datatofpga4
datatofpga5
datatofpga6
datatofpga7
datatofpga8
datatofpga9
datatofpga10
datatofpga11
datatofpga12
datatofpga13
datatofpga14
datatofpga15
twdata0
twdata1
twdata2
twdata3
twdata4
twdata5
twdata6
twdata7
twdata8
twdata9
twdata10
twdata11
twdata12
twdata13
twdata14
twdata15
trdata0
trdata1
trdata2
trdata3
trdata4
trdata5
trdata6
trdata7
trdata8
trdata9
trdata10
trdata11
trdata12
trdata13
trdata14
trdata15
CKTOASB5
PB6A
PB6B
PB6C
PB6D
PB7A
PB7B
PB7C
PB7D
PB8A
PB8B
PB8C
PB8D
(unused)
datatofpgax
0
datatofpgax
1
twdata
16
twdata
17
trdata
16
trdata
17
twlastcycn
trlastcycn
bar
0
bar
1
bar
2
pciclk
tstatecntr
0
tstatecntr
1
tstatecntr
2
tstatecntr
3
相關(guān)PDF資料
PDF描述
OR62 OR62 is a 6-input OR gate with 2x drive strength
OR73 7-input OR gate with 3x drive strength.
OR8GU41 DIFFUSED TYPE (HIGH SPEED RECTIFIER APPLICATIONS)
ORCAORT4622 Field-Programmable System Chip (FPSC) Four-Channel x 622 Mbits/s Backplane Transceiver
ORCAORT82G5 1.0?.25/2.0?.5/3.125 Gbits/s Backplane Interface FPSC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR3TP12-6BA256 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP126BA256-DB 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP12-6BA256I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP126BA256I-DB 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP12-6BA352 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC