- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383723 > OR3TP12 Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | OR3TP12 |
| 英文描述： | Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface |
| 中文描述： | 現(xiàn)場(chǎng)可編程系統(tǒng)芯片（促進(jìn)文化基金）嵌入式主/目標(biāo)PCI接口 |
| 文件頁(yè)數(shù)： | 14/128頁(yè) |
| 文件大?。?/td> | 2450K |
| 代理商： | OR3TP12 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
ORCAOR3TP12 FPSC
Embedded Master/Target PCI Interface
Data Sheet
March 2000
14
L Lucent Technologies Inc.
0011
I/O Write
√
√
Target:
Single accesses only, with bursts disconnected
after first data phase.
Delayed_Mode (
deltrn
= 0): Terminates the initial access
with a retry, recording internally the PCI address, byte
enables, and write data for processing by the FPGA appli-
cation. Subsequent PCI accesses occurring before the
FPGA application accepts the Target write data will result in
retries. After the Target write data is received by the FPGA
application, the next I/O write access that matches the
stored parameters (PCI address, byte enables, and write
data) disconnects with data, and the Target write logic is
cleared.
Nondelayed Mode (
deltrn
= 1,
trburstpendn
= 0): Access
posts write data into the Target write FIFOs and discon-
nects with data. The FPGA application then processes the
I/O write request and transfer data from Target write FIFOs.
Master:
Single and burst operations are allowed.
Target ignores, per PCI Specification Section 3.1.1.
Target ignores, per PCI Specification Section 3.1.1.
Target
: Single and burst accesses are allowed. The amount
of data transferred will depend on either the external PCI
Master terminating the read transaction, or the Target read
FIFOs becoming empty.
Delayed_Mode (
deltrn
= 0): Terminates the initial access
with a retry, recording internally the PCI address and byte
enables for processing by the FPGA application. Subse-
quent PCI accesses occurring before the FPGA application
loads the Target read FIFO continues to result in retries.
After the Target read FIFO is loaded by the FPGA applica-
tion, the next read access that matches the stored parame-
ters begins transfer of the FPGA supplied data.
Nondelayed Mode (
deltrn
= 1,
trburstpendn
= 0):
Accepted access inserts wait-states up to the initial latency
count (16 or 32 clocks depending on the option selected in
the FPSC configuration manager). During the wait-states,
the FPGA application processes the read request and
transfer data into the Target read FIFOs. If read data is
transferred into the Target read FIFOs before the latency
count expires, this read data is transferred to the PCI bus
during initial request. If not, the PCI address, byte enables,
and Target read data are stored in the Target controller. The
next access that matches the stored address and byte
enables begins transfer of the FPGA supplied data.
Master
: Single and burst operations are allowed.
0100
0101
0110
(reserved)
(reserved)
Memory Read
—
—
√
—
—
√
Command
Code
(Binary)
Command
OR3TP12
Master
Generates
OR3TP12
Target
Accepts
Description
PCI Bus Core Detailed Description
(continued)
Table 3. PCI Bus Command Descriptions
(continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OR62 | OR62 is a 6-input OR gate with 2x drive strength |
| OR73 | 7-input OR gate with 3x drive strength. |
| OR8GU41 | DIFFUSED TYPE (HIGH SPEED RECTIFIER APPLICATIONS) |
| ORCAORT4622 | Field-Programmable System Chip (FPSC) Four-Channel x 622 Mbits/s Backplane Transceiver |
| ORCAORT82G5 | 1.0?.25/2.0?.5/3.125 Gbits/s Backplane Interface FPSC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OR3TP12-6BA256 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:User Programmable Special Function ASIC |
| OR3TP126BA256-DB | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR3TP12-6BA256I | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:User Programmable Special Function ASIC |
| OR3TP126BA256I-DB | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR3TP12-6BA352 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:User Programmable Special Function ASIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。