參數(shù)資料
型號： OR3TP12
英文描述： Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
中文描述： 現(xiàn)場可編程系統(tǒng)芯片（促進文化基金）嵌入式主/目標PCI接口
文件頁數(shù)： 41/128頁
文件大小： 2450K
代理商： OR3TP12
Lucent Technologies Inc.
Lucent Technologies Inc.
41
Data Sheet
March 2000
ORCA OR3TP12 FPSC
Embedded Master/Target PCI Interface
PCI Bus Core Master Controller Detailed Description
(continued)
Example: Master Write, Burst Transaction
Figure 6 and Figure 7 show the timing of a Master write of four 32-bit data words, on the dual-port FPGA interface
and quad-port FPGA interface, respectively. In Figure 6, the command/address phase is initiated by the FPGA
application asserting Master address enable (
maenn
), while providing the Master command word on bus
datafmf-
pga
. On the next clock, the FPGA application provides the 32-bit address and ends the command/address phase
by asserting
mwlastcycn
.
To enter the data phase,
maenn
is deasserted,
mwdataenn
is asserted, and a valid 32-bit Dword of data provided
on bus
datafmfpga
. After the second write data word is provided,
ma_fulln
goes active indicating the Master will
be begin negotiating for the PCI bus (assuming
mwpcihold
is deaserted). The FPGA application continues to sup-
ply data (three 32-bit Dwords) on bus
datafmfpga
with
mwdataenn
asserted, while monitoring the
mw_fulln
flag.
To indicate the completion of the data phase,
mwlastcycn
is asserted, along with
mwdataenn
, during the final
data word.
For quad-port mode (Figure 7), the command/address and write data is transferred on the bus
mwdata
. The 18-bit
Master command will remain unchanged, but the 32-bit address will be split into two 16-bit components with the
LSB being transferred first. The command/address phase will require three clock cycles (with
maenn
asserted),
and
mwlastcycn
will be asserted on the final or MSB component of the address.
The quad-port data phase will also require additional clock cycles to transfer the four 32-bit write data word across
the bus
mwdata
. Similar to above, the data phase will be entered with the deassertion of
maenn
and assertion of
mwdataenn
.
mwlastcycn
will be deasserted for all write data words, except being asserted for the final 16-bit
MSB component.
Execution begins on the PCI bus, as shown in Figure 8, which shows the timing with an external Target. The trans-
action runs to normal completion. It is a typical PCI transaction (the remote Target supports fast decode), and the
protocol and timing are as required by the PCI Specification.
5-7351(F)
Figure 6. Master Write Burst (FIFO Interface, Dual-Port)
T0
T1
T2
T3
T4
T5
T6
T7
T8
0
1
A
B
A
B
0
CMD
ADRS
D0
D1
D2
D3
fclk
m_ready
mstatecntr
ma_fulln
datafmfpga
maenn
mw_fulln
mwdataenn
mwlastcycn
相關(guān)PDF資料
PDF描述
OR62 OR62 is a 6-input OR gate with 2x drive strength
OR73 7-input OR gate with 3x drive strength.
OR8GU41 DIFFUSED TYPE (HIGH SPEED RECTIFIER APPLICATIONS)
ORCAORT4622 Field-Programmable System Chip (FPSC) Four-Channel x 622 Mbits/s Backplane Transceiver
ORCAORT82G5 1.0?.25/2.0?.5/3.125 Gbits/s Backplane Interface FPSC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR3TP12-6BA256 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP126BA256-DB 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP12-6BA256I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP126BA256I-DB 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP12-6BA352 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*