參數(shù)資料
型號: BX80524R300128
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 300 MHz, MICROPROCESSOR, XMA
封裝: SINGLE EDGE PROCESSOR PACKAGE
文件頁數(shù): 76/130頁
文件大小: 2654K
代理商: BX80524R300128
Datasheet
5
Intel Celeron Processor up to 1.10 GHz
Figures
Clock Control State Machine............................................................................... 16
BCLK to Core Logic Offset ..................................................................................48
BCLK*, PICCLK, and TCK Generic Clock Waveform ......................................... 49
System Bus Valid Delay Timings ........................................................................ 49
System Bus Setup and Hold Timings.................................................................. 49
System Bus Reset and Configuration Timings (For the S.E.P. and
PPGA Packages) ................................................................................................ 50
System Bus Reset and Configuration Timings (For the
FC-PGA/FC-PGA2 Package) .............................................................................. 50
Power-On Reset and Configuration Timings....................................................... 51
Test Timings (TAP Connection) .......................................................................... 51
Test Reset Timings ............................................................................................. 51
BCLK, TCK, PICCLK Generic Clock Waveform at the Processor Core Pins .....53
BCLK, TCK, PICCLK Generic Clock Waveform at the Processor
Edge Fingers ....................................................................................................... 54
Low to High AGTL+ Receiver Ringback Tolerance............................................. 56
Non-AGTL+ Overshoot/Undershoot, Settling Limit, and Ringback ..................... 57
Non-AGTL+ Overshoot/Undershoot, Settling Limit, and Ringback .................... 64
Processor Functional Die Layout (CPUID 0686h)............................................... 67
Processor Functional Die Layout (up to CPUID 0683h)...................................... 67
Processor Substrate Dimensions (S.E.P. Package) ........................................... 70
Processor Substrate Primary/Secondary Side Dimensions (S.E.P. Package).... 70
S.E.P. Package ................................................................................................. 111
Boxed Intel Celeron Processor in the PPGA Package .................................. 113
370-Pin Socket (FC-PGA/FC-PGA2 Packages)................................................114
相關(guān)PDF資料
PDF描述
BZV09/A0332/04 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BZV09/A0332/14 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BZV09/A0332/37 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BKT-146-01-F-V 92 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
BKT-146-01-L-V 92 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BX80524R30012A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
BX80524R33312A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
BX80525U500256E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
BX80525U533256EB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
BX80525U550256E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor