參數(shù)資料
型號: BX80524R300128
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 300 MHz, MICROPROCESSOR, XMA
封裝: SINGLE EDGE PROCESSOR PACKAGE
文件頁數(shù): 68/130頁
文件大?。?/td> 2654K
代理商: BX80524R300128
42
Datasheet
Intel Celeron Processor up to 1.10 GHz
NOTES:
1. Unless otherwise noted, all specifications in this table apply to Celeron processors at all frequencies
2. These specifications are tested during manufacturing.
3. These signals may be driven asynchronously.
4. All CMOS outputs shall be asserted for at least 2 BCLKs.
5. When driven inactive or after VCCCORE, VTT, VCCCMOS, and BCLK become stable.
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all Intel
Celeron processor frequencies.
NOTES:
1. Unless otherwise noted, all specifications in this table apply to Celeron FC-PGA/FC-PGA2 processors at all
frequencies and cache sizes.
2. For a reset, the clock ratio defined by these signals must be a safe value (their final or a lower-multiplier)
within this delay unless PWRGOOD is being driven inactive.
3. These parameters apply to processor engineering samples only. For production units, the processor core
frequency will be determined through the processor internal logic.
Table 19. System Bus AC Specifications (CMOS Signal Group) 1, 2, 3, 4
T# Parameter
Min
Max
Unit
Figure
Notes
T14: CMOS Input Pulse Width, except
PWRGOOD
2BCLKs
Active and
Inactive states
T15: PWRGOOD Inactive Pulse Width
10
BCLKs
4, 8
5
Table 20. System Bus AC Specifications (Reset Conditions)
(for Both S.E.P. and PPGA Packages)
T# Parameter
Min
Max
Unit
Figure
Notes
T16: Reset Configuration Signals (A[14:5]#,
BR0#, FLUSH#, INIT#) Setup Time
4BCLKs
Before deassertion
of RESET#
T17: Reset Configuration Signals (A[14:5]#,
BR0#, FLUSH#, INIT#) Hold Time
220
BCLKs
After clock that
deasserts RESET#
Table 21. System Bus AC Specifications (Reset Conditions) (for the FC-PGA/FC-PGA2
Packages)
T# Parameter
Min
Max
Unit
Figure
Notes
T16: Reset Configuration Signals
(A[14:5]#, BR0#, INIT#)
Setup Time
4BCLKs
Before deassertion of
RESET#
T17: Reset Configuration Signals
(A[14:5]#, BR0#, INIT#) Hold
Time
220
BCLKs
After clock that
deasserts RESET#
T18: Reset Configuration Signals
(A20M#, IGNNE#, LINT[1:0])
Setup Time
1ms
Before deassertion of
RESET#, 3
T19: Reset Configuration Signals
(A20M#, IGNNE#, LINT[1:0])
Delay Time
5BCLKs
After assertion of
RESET#, 2, 3
T20: Reset Configuration Signals
(A20M#, IGNNE#, LINT[1:0])
Hold Time
220
BCLKs
After clock that
deasserts RESET#, 3
相關(guān)PDF資料
PDF描述
BZV09/A0332/04 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BZV09/A0332/14 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BZV09/A0332/37 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BKT-146-01-F-V 92 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
BKT-146-01-L-V 92 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BX80524R30012A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
BX80524R33312A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
BX80525U500256E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
BX80525U533256EB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
BX80525U550256E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor