參數(shù)資料
型號： BX80524R300128
廠商： INTEL CORP
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 300 MHz, MICROPROCESSOR, XMA
封裝： SINGLE EDGE PROCESSOR PACKAGE
文件頁數(shù)： 60/130頁
文件大小： 2654K
代理商： BX80524R300128
Datasheet
35
Intel Celeron Processor up to 1.10 GHz
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all Celeron processor frequencies.
2. All AC timings for the AGTL+ signals are referenced to the BCLK rising edge at 0.70 V at the processor edge
fingers. This reference is to account for trace length and capacitance on the processor substrate, allowing the
processor core to receive the signal with a reference at 1.25 V. All AGTL+ signal timings (address bus, data
bus, etc.) are referenced at 1.00 V at the processor edge fingers.
3. All AC timings for the CMOS signals are referenced to the BCLK rising edge at 0.70 V at the processor edge
fingers. This reference is to account for trace length and capacitance on the processor substrate, allowing the
processor core to receive the signal with a reference at 1.25 V. All CMOS signal timings (compatibility
signals, etc.) are referenced at 1.25 V at the processor edge fingers.
4. The internal core clock frequency is derived from the Intel Celeron processor system bus clock. The system
bus clock to core clock ratio is determined during initialization. Table 12 shows the supported ratios for each
processor.
5. The BCLK period allows a +0.5 ns tolerance for clock driver variation.
6. This specification applies to Intel Celeron processors when operating at a system bus frequency of 66 MHz.
7. The BCLK offset time is the absolute difference needed between the BCLK signal arriving at the Intel Celeron
processor edge finger at 0.5 V vs. arriving at the core logic at 1.25 V. The positive offset is needed to account
for the delay between the SC242 connector and processor core. The positive offset ensures both the
processor core and the core logic receive the BCLK edge concurrently.
8. See Section 3.1 for Intel Celeron processor system bus clock signal quality specifications.
9. Not 100% tested. Specified by design characterization as a clock driver requirement.
Table 9.
System Bus AC Specifications (Clock) at the Processor Edge Fingers
(for S.E.P. Package)
T# Parameter
Min
Nom
Max
Unit
Figure
Notes
System Bus Frequency
66.67
MHz
T1’: BCLK Period
15.0
ns
4, 5, 6
T1B’: SC242 to Core Logic BCLK Offset
0.78
ns
Absolute Value 7,8
T2’: BCLK Period Stability
± 300
ps
T3’: BCLK High Time
4.44
ns
@>2.0 V 6
T4’: BCLK Low Time
4.44
ns
@<0.5 V 6
T5’: BCLK Rise Time
0.84
2.31
ns
(0.5 V–2.0 V) 6, 9
T6’: BCLK Fall Time
0.84
2.31
ns
(2.0 V–0.5 V) 6, 9
相關PDF資料
PDF描述
BZV09/A0332/04 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BZV09/A0332/14 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BZV09/A0332/37 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BKT-146-01-F-V 92 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
BKT-146-01-L-V 92 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
相關代理商/技術參數(shù)
參數(shù)描述
BX80524R30012A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
BX80524R33312A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
BX80525U500256E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
BX80525U533256EB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
BX80525U550256E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*