參數(shù)資料
型號(hào)： BX80524R300128
廠商： INTEL CORP
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 300 MHz, MICROPROCESSOR, XMA
封裝： SINGLE EDGE PROCESSOR PACKAGE
文件頁數(shù)： 66/130頁
文件大?。?/td> 2654K
代理商： BX80524R300128
40
Datasheet
Intel Celeron Processor up to 1.10 GHz
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2. These specifications are tested during manufacturing.
3. All AC timings for the AGTL+ signals are REFerenced to the BCLK rising edge at 1.25 V at the processor pin.
All GTL+ signal timings (compatibility signals, etc.) are referenced at 1.00 V at the processor pins.
4. This specification applies to the processor operating with a 66 MHz system bus only.
5. Valid delay timings for these signals are specified into 25
to 1.5 V and with VREF at 1.0 V.
6. A minimum of 3 clocks must be guaranteed between two active-to-inactive transitions of TRDY#.
7. RESET# can be asserted (active) asynchronously, but must be deasserted synchronously.
8. After VCCCORE and BCLK become stable.
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all Celeron processors at all frequencies and
cache sizes.
2. These specifications are tested during manufacturing.
3. All AC timings for the AGTL+ signals are referenced to the BCLK rising edge at 1.25 V at the processor pin.
All AGTL+ signal timings (compatibility signals, etc.) are referenced at 1.00V at the processor pins.
4. Valid delay timings for these signals are specified into 50
to 1.5 V and with VREF at 1.0 V.
5. A minimum of 3 clocks must be guaranteed between two active-to-inactive transitions of TRDY#.
6. RESET# can be asserted (active) asynchronously, but must be deasserted synchronously.
7. Specification is for a minimum 0.40 V swing from VREF - 200 mV to VREF + 200 mV. This assumes an edge
rate of 0.3 V/ns.
8. Specification is for a maximum 1.0 V swing from VTT – 1V to VTT. This assumes an edge rate of 3 V/ns.
9. This should be measured after VCCCORE, VCCCMOS, and BCLK become stable.
10.This specification applies to the FC-PGA/FC-PGA2 packages running at 66 MHz system bus frequency.
11. This specification applies to the FC-PGA/FC-PGA2 packages running at 100 MHz system bus frequency.
Table 15. Processor System Bus AC Specifications (AGTL+ Signal Group) at the Processor
Core Pins (for PPGA Package)
T# Parameter
Min
Max
Unit
Figure
Notes
T7: AGTL+ Output Valid Delay
0.30
4.43
ns
5
T8: AGTL+ Input Setup Time
2.10
ns
5, 6, 7
T9: AGTL+ Input Hold Time
0.85
ns
T10: RESET# Pulse Width
1.00
ms
7, 8
Table 16. System Bus AC Specifications (AGTL+ Signal Group) at the Processor Core Pins
(for FC-PGA/FC-PGA2 Packages)
T# Parameter
Min
Max
Unit
Figure
Notes
T7: AGTL+ Output Valid Delay
0.40
3.25
ns
4, 10, 11
T8: AGTL+ Input Setup Time
1.20
ns
5, 6, 7, 10, 11
T9: AGTL+ Input Hold Time
1.00
ns
8, 10, 11
T10: RESET# Pulse Width
1.00
ms
6, 9, 10, 11
相關(guān)PDF資料
PDF描述
BZV09/A0332/04 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BZV09/A0332/14 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BZV09/A0332/37 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BKT-146-01-F-V 92 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
BKT-146-01-L-V 92 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BX80524R30012A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
BX80524R33312A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
BX80525U500256E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
BX80525U533256EB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
BX80525U550256E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*