- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385938 > TMP90C051 (Toshiba Corporation) High Speed CMOS 8-bit Microcontroller,Integrating DMA, DRAM Controller,Serial Interface, Timer/Event Counter(高速 CMOS 8位微控制器（芯片集成了DMA,DRAM控制器，串行接口，定時器/事件計(jì)數(shù)器）) PDF資料下載
參數(shù)資料
| 型號： | TMP90C051 |
| 廠商： | Toshiba Corporation |
| 元件分類： | 通用總線功能 |
| 英文描述： | High Speed CMOS 8-bit Microcontroller,Integrating DMA, DRAM Controller,Serial Interface, Timer/Event Counter(高速 CMOS 8位微控制器（芯片集成了DMA,DRAM控制器，串行接口，定時器/事件計(jì)數(shù)器）) |
| 中文描述： | 高速CMOS 8位微控制器，集成的DMA，DRAM控制器，串行接口，定時器/事件計(jì)數(shù)器（高速的CMOS 8位微控制器（DMA的芯片集成了，內(nèi)存控制器，串行接口，定時器/事件計(jì)數(shù)器）） |
| 文件頁數(shù)： | 14/158頁 |
| 文件大?。?/td> | 4573K |
| 代理商： | TMP90C051 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁
14/184
TOSHIBA CORPORATION
TMP90C051
Note: * HDMA supports all maskable interrupts.
Table 3.3 (1) Interrupt Sources
Priority
sequence
Type
Interrupt
function
name
Interrupt
vector
value
General-
purpose
interrupt
processing
start address
Micro
DMA
support
Micro DMA
processing
parameter start
address
Interrupt sources
Comments
Internal
External
1
2
Non-
maskable
S W I
Instruction
NMI
08H
10H
0008H
0010H
–
–
–
–
O
–
–
NMI pin
–
–
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Maskable
(HDMA)
INT0
INT1
INT2
INTT0
INTT1
INTT2
INTT3
INTRX0
INTTX0
INTLINE
INTRX1
INTTX1
INTALARM
INT3
INT4
INT5
INT6
INT7
–
18H
20H
28H
30H
38H
40H
48H
50H
58H
60H
68H
70H
78H
80H
88H
90H
98H
A0H
–
0018H
0020H
0028H
0030H
0038H
0040H
0048H
0050H
0058H
0060H
0068H
0070H
0078H
0080H
0088H
0090H
0098H
00A0H
–
O
O
O
O
O
O
O
O
O
O
O
O
–
–
–
–
–
–
–
FF18H
FF20H
FF28H
FF30H
FF38H
FF40H
FF48H
FF50H
FF58H
FF60H
FF68H
FF70H
–
–
–
–
–
–
–
–
–
–
Timer 0
Timer 1
Timer 2
Timer 3
Serial receive end
Serial send end
TPH send
Serial receive end
Serial receive end
Alarm output
–
–
–
–
–
–
INT0 pin
INT1 pin
INT2 pin
–
–
–
–
–
–
–
–
–
–
INT3 pin
INT4 pin
INT5 pin
INT6 pin
INT7 pin
* 1
External 0
External 1
External 2
Timer
Timer
Timer
Timer
SIO
SIO
TPH
SIO
SIO
RTC
External 3
External 4
External 5
External 6
External 7
The “priority sequence” shown in Table 3.3 (1) indicates
the sequence in which interrupt sources are received by the
CPU when multiple interrupt requests are generated simulta-
neously.
For example, if interrupt requests with the priority
sequences 4 and 5 are generated simultaneously, the CPU will
receive the interrupt request with priority sequence 4 first.
When processing of the interrupt with priority sequence 4 is
ended with the RETI instruction, the CPU will then receive the
interrupt with priority sequence 5.
If the interrupt processing program for the priority
sequence 4 interrupt is interrupted by executing the EI instruction,
the CPU will receive the priority sequence 5 interrupt request.
When multiple interrupt requests are generated simultaneously, the
built-in interrupt controller only determines the priority
sequence of the interrupt sources received by the CPU. There
is no function to compare the priority sequence of the interrupt
currently being processed and the interrupt currently being
requested.
Another interrupt can be enabled while another interrupt is
being processed by resetting the interrupt enable/disable flag
IFF to enable.
3.3.2 Micro DMA Processing
Figure 3.3 (3) shows the micro DMA processing flow. The CPU
first loads the parameters (transfer source and destination
addresses, transfer mode) required for transferring data
between memories from the address modified by the interrupt
vector value and then transfers the data between memories in
accordance with those parameters. After that, the revised
parameters are saved to the original location. The transfer
count is then decremented and, if the value is not “0”, micro
DMA processing is ended. If the value is “0”, the general-purpose
interrupt processing described in the previous item is performed.
The transfer count is decremented by “-1” each time the
micro DMA starts up.
*1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMP90C141 | High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit A/D Converter,General Serial Interface,Multifunction Timer/Event Counter(高速、先進(jìn)的 CMOS 8位微控制器（芯片集成了8位A/D轉(zhuǎn)換器,通用串行接口，多功能定時器/事件計(jì)數(shù)器）) |
| TMP90C400 | High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit CPU,RAM，ROM，General Serial Interface,Multifunction Timer/Event Counter(高速、先進(jìn)的 CMOS 8位微控制器（芯片集成了8位CPU,ROM，RAM，通用串行接口，多功能定時器/事件計(jì)數(shù)器）) |
| TMP90C401 | High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit CPU,RAM，ROM，General Serial Interface,Multifunction Timer/Event Counter(高速、先進(jìn)的 CMOS 8位微控制器（芯片集成了8位CPU,ROM，RAM，通用串行接口，多功能定時器/事件計(jì)數(shù)器）) |
| TMP90C800 | High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit CPU,RAM，ROM，General Serial Interface,Timer/Event Counter(高速、先進(jìn)的 CMOS 8位微控制器（芯片集成了8位CPU,ROM，RAM，通用串行接口，定時器/事件計(jì)數(shù)器）) |
| TMP90C801 | High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit CPU,RAM，ROM，General Serial Interface,Timer/Event Counter(高速、先進(jìn)的 CMOS 8位微控制器（芯片集成了8位CPU,ROM，RAM，通用串行接口，定時器/事件計(jì)數(shù)器）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMP90C051F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TMP90C141 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| TMP90C141F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TMP90C141N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TMP90C400 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。