參數(shù)資料
型號(hào): TMP90C051
廠商: Toshiba Corporation
元件分類(lèi): 通用總線功能
英文描述: High Speed CMOS 8-bit Microcontroller,Integrating DMA, DRAM Controller,Serial Interface, Timer/Event Counter(高速 CMOS 8位微控制器(芯片集成了DMA,DRAM控制器,串行接口,定時(shí)器/事件計(jì)數(shù)器))
中文描述: 高速CMOS 8位微控制器,集成的DMA,DRAM控制器,串行接口,定時(shí)器/事件計(jì)數(shù)器(高速的CMOS 8位微控制器(DMA的芯片集成了,內(nèi)存控制器,串行接口,定時(shí)器/事件計(jì)數(shù)器))
文件頁(yè)數(shù): 107/158頁(yè)
文件大?。?/td> 4573K
代理商: TMP90C051
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)當(dāng)前第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)
TOSHIBA CORPORATION
107/184
TMP90C051

Transmission buffer
The transmission buffer SCBUF shifts out the data
written by the CPU from the LSB as based on the shift
clock TXDSFT (same period as TXDCLK) generated by
the transmission control unit. When all bits are shifted
out, the transmission buffer becomes empty, generating
the interrupt INTTX.
Parity control circuit
Setting the serial channel control register SCCR <PE>
to “1” allows the addition of a parity bit in transmitting/
receiving data, only in the 7-bit UART or 8-bit UART
mode. Either even or odd parity can be selected by the
SCCR <EVEN> register.
In the transmission mode, the parity is automatically
generated as based on the data written into the trans-
mission buffer SCBUF, storing into the SCBUF <TB7>
in the 7-bit UART mode or into <TB8> in the 8-bit
UART mode for transmission. <PE> and <EVEN>
should be designated before writing data into the
transmission buffer.
In the receiving mode, the receiving data is shifted into
the receiving buffer 1 and transferred to the receiving
buffer 2 (SUBUF). The parity is generated from the
data in the receiving buffer 2. A parity error is detected
and the SCCR <PERR> flag is set if the parity status
mismatches the SCBUF <RB7> in the 7-bit UART
mode or <RB8> in the 8-bit UART mode.
Error flag
There error flags are prepared to increase the reliability
of received data.
1) Overrun error (SCCR0 <OERR0>)
Overrun error occurs if all the bits of the next data are
received by the receiving buffer 1 while valid data are
still stored in the receiving buffer 2 (SCBUF).
2) Parity error (SCCR0 <PERR0>)
The parity generated from the data that is transferred
to the receiving buffer 2 (SCBUF0) is compared with
the parity bit received from the RxD terminal. Parity
error occurs if they are not equal.
3) Framing error (SCCR0 <FERR0>)
The stop bit of received data is sampled three times
around the center. If a majority results in zero, framing
error occurs.
11
Generation Timing
1) UART mode
Note:
Therefore, to check for framing error during interrupt operation, an addition
operation, such as waiting for 1 bit time, becomes necessary.
The occurrence of a framing error is delayed until after interruption.
2) I/O interface mode
Receiving
Mode
9 Bit
8 Bit + Parity
8 Bit, 7 Bit + Parity,
7 Bit
Interrupt timing
Center of last bit
(Bit 8)
Center of last bit
(Parity Bit)
Center of Stop bit
Framing error
timing
Center of stop bit
Center of stop bit
Parity error timing
Center of last bit
(Bit 8)
Center of last bit
(Parity Bit)
Over-run error
timing
Center of last bit
(Bit 8)
Center of last bit
(Parity Bit)
Transmitting
Mode
9-bit
8-bit + Parity
8-bit, 7-bit + Parity,
7-bit
Interrupt timing
Just before the
stop bit
Receiving
Interrupt timing of receiving
Just after the last SCLK rising
Interrupt timing of transmitting
相關(guān)PDF資料
PDF描述
TMP90C141 High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit A/D Converter,General Serial Interface,Multifunction Timer/Event Counter(高速、先進(jìn)的 CMOS 8位微控制器(芯片集成了8位A/D轉(zhuǎn)換器,通用串行接口,多功能定時(shí)器/事件計(jì)數(shù)器))
TMP90C400 High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit CPU,RAM,ROM,General Serial Interface,Multifunction Timer/Event Counter(高速、先進(jìn)的 CMOS 8位微控制器(芯片集成了8位CPU,ROM,RAM,通用串行接口,多功能定時(shí)器/事件計(jì)數(shù)器))
TMP90C401 High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit CPU,RAM,ROM,General Serial Interface,Multifunction Timer/Event Counter(高速、先進(jìn)的 CMOS 8位微控制器(芯片集成了8位CPU,ROM,RAM,通用串行接口,多功能定時(shí)器/事件計(jì)數(shù)器))
TMP90C800 High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit CPU,RAM,ROM,General Serial Interface,Timer/Event Counter(高速、先進(jìn)的 CMOS 8位微控制器(芯片集成了8位CPU,ROM,RAM,通用串行接口,定時(shí)器/事件計(jì)數(shù)器))
TMP90C801 High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit CPU,RAM,ROM,General Serial Interface,Timer/Event Counter(高速、先進(jìn)的 CMOS 8位微控制器(芯片集成了8位CPU,ROM,RAM,通用串行接口,定時(shí)器/事件計(jì)數(shù)器))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMP90C051F 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:8-Bit Microcontroller
TMP90C141 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:
TMP90C141F 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:8-Bit Microcontroller
TMP90C141N 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:8-Bit Microcontroller
TMP90C400 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述: