- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385938 > TMP90C051 (Toshiba Corporation) High Speed CMOS 8-bit Microcontroller,Integrating DMA, DRAM Controller,Serial Interface, Timer/Event Counter(高速 CMOS 8位微控制器（芯片集成了DMA,DRAM控制器，串行接口，定時(shí)器/事件計(jì)數(shù)器）) PDF資料下載
參數(shù)資料
| 型號(hào)： | TMP90C051 |
| 廠商： | Toshiba Corporation |
| 元件分類： | 通用總線功能 |
| 英文描述： | High Speed CMOS 8-bit Microcontroller,Integrating DMA, DRAM Controller,Serial Interface, Timer/Event Counter(高速 CMOS 8位微控制器（芯片集成了DMA,DRAM控制器，串行接口，定時(shí)器/事件計(jì)數(shù)器）) |
| 中文描述： | 高速CMOS 8位微控制器，集成的DMA，DRAM控制器，串行接口，定時(shí)器/事件計(jì)數(shù)器（高速的CMOS 8位微控制器（DMA的芯片集成了，內(nèi)存控制器，串行接口，定時(shí)器/事件計(jì)數(shù)器）） |
| 文件頁數(shù)： | 105/158頁 |
| 文件大?。?/td> | 4573K |
| 代理商： | TMP90C051 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁當(dāng)前第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁
TOSHIBA CORPORATION
105/184
TMP90C051
Receive buffers
The receive buffers have a redundant construction to
prevent overruns. Receive data are stored 1 bit at a
time to receive buffer 1 (shift register type). When 7 or
8 bits of data have been stored, the are shifted to the
other receive buffer (SCBUF0) and interrupt INTRX is
generated. The CPU reads receive buffer 2 (SCBUF0).
The next receive data can be stored to receive buffer 1
even before the CPU reads receive buffer 2 (SCBUF0).
However an overrun error will occur unless receive
buffer 2 (SCBUF0) is read before all bits of the next
data have been received by receive buffer 1. If an overrun
error occurs, the contents of receive buffer 2 and
RB08 are held but the contents of receive buffer 1 are
lost.
In the case of 8-bit UART with parity, the parity bit is
stored to SCCR07 (RB08). In the case of 9-bit UART,
the uppermost bit is stored to SCCR0 <RB08>.
In the case of 9-bit UART, wake-up operation of the
slave controller can be enabled by setting SCMOD0
<WU0> to “1”. After that, interrupt INTRX will be gener-
ated only when RB08 = 1.
Transmit counter
The transmit counter is a 4-bit binary counter used in
the asynchronous communication (UART) mode and,
like the receive counter, is counted up by SIOCLK. The
transmit clock TXDCLK is generated every 16 clocks.
Transmit control block
1) Input/output interface mode
In the SCCR0 <IOC0> = “0” SCLK0 output mode, the
transmit buffer data are output to the TxD0 pin one bit
at a time at the rise of the shift clock output to the
SCLK0 pin.
In the SCCR0 <IOC0> = “1” SCLK0 input mode, the
transmit buffer data are output to the TxD0 pin one bit
at a time at the rise/fall of the SCLK0 input in accordance
with the setting of the SCCR01(SCLK0) register.
2) Asynchronous communication (UART) mode
When the CPU writes transmit data to the transmit
buffer, transmitting starts from the next TxDCLK rise
edge to make the transmit shift clock TxDSFT.
Hand-shake function
The TMP90C051F supports a hand-shake function by
the connection of CTS0 and RTS0 of the other
TMP90C051F.
The hand-shake function allows receiving/transmitting
data on a frame basis to prevent overrun errors. This
function is enabled or disabled by the control register
SCMOD0 <CTSE0>.
When the last bit (parity bit or MSB) of 1-frame data is
received by the receiving unit, the RTS0 pin turns to
the “H” level to request the transmission unit to halt
transmission.
When the CTS0 pin turned to the “H” level, the trans-
mission unit halts transmission, after completing the
current data transmission, until the pin turns to the “L”
level. At this time, the interrupt INTTX is generated, to
request the CPU to transfer data. Then the data is writ-
ten into the transmission buffer, and the transmission
unit is placed in the standby until the CTS0 pin turned
to the “L” level.
When the received data are read by the CPU, the
RTS0 pin returns to the “L” level, requesting that the
transmission is restarted.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMP90C141 | High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit A/D Converter,General Serial Interface,Multifunction Timer/Event Counter(高速、先進(jìn)的 CMOS 8位微控制器（芯片集成了8位A/D轉(zhuǎn)換器,通用串行接口，多功能定時(shí)器/事件計(jì)數(shù)器）) |
| TMP90C400 | High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit CPU,RAM，ROM，General Serial Interface,Multifunction Timer/Event Counter(高速、先進(jìn)的 CMOS 8位微控制器（芯片集成了8位CPU,ROM，RAM，通用串行接口，多功能定時(shí)器/事件計(jì)數(shù)器）) |
| TMP90C401 | High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit CPU,RAM，ROM，General Serial Interface,Multifunction Timer/Event Counter(高速、先進(jìn)的 CMOS 8位微控制器（芯片集成了8位CPU,ROM，RAM，通用串行接口，多功能定時(shí)器/事件計(jì)數(shù)器）) |
| TMP90C800 | High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit CPU,RAM，ROM，General Serial Interface,Timer/Event Counter(高速、先進(jìn)的 CMOS 8位微控制器（芯片集成了8位CPU,ROM，RAM，通用串行接口，定時(shí)器/事件計(jì)數(shù)器）) |
| TMP90C801 | High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit CPU,RAM，ROM，General Serial Interface,Timer/Event Counter(高速、先進(jìn)的 CMOS 8位微控制器（芯片集成了8位CPU,ROM，RAM，通用串行接口，定時(shí)器/事件計(jì)數(shù)器）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMP90C051F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TMP90C141 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| TMP90C141F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TMP90C141N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TMP90C400 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。