參數(shù)資料
型號(hào): SII3124ACBHU
元件分類: 總線控制器
英文描述: PCI BUS CONTROLLER, PBGA364
封裝: 21 X 21 MM, 1 MM PITCH, GREEN, BGA-364
文件頁(yè)數(shù): 85/88頁(yè)
文件大?。?/td> 592K
代理商: SII3124ACBHU
PCI-X to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0160-C
86
9.2 I
2C Operation
The SiI3124 provides a Multimaster I
2C interface. For Auto-initialization of some PCI Configuration registers an external 256-
byte EEPROM memory device may be connected to this I
2C interface (see section 6). Two registers are provided for
programmed read/write access to the I
2C interface: the I2C Address register and the I2C Data/Control register.
9.2.1.1
I
2C Write Operation
Verify that I
2C Data/Control register bit 31 (I2C Access Start) is zero. The bit is one when an access is in progress. It is
zero when the access is complete and another operation may be started.
Write ‘1’ to clear bit 28 in the I
2C Data/Control register. This bit is set if an error occurred during a previous access.
Program the write address for the access in the I
2C Address register.
Program the write data for the access in the I
2C Data/Control register (bits 7:0).
Write zero to bit 24 (I
2C Access Type) in the I2C Address register.
Initiate the I
2C write by setting bit 31 (I2C Access Start) in the I2C Data/Control register.
Poll bit 31 in the I
2C Data/Control register. The bit is one while an access is in progress. It becomes zero when the access
completes. (Alternatively, the I
2C Interrupt may be enabled. See the Global Control register and Global Interrupt Status
register descriptions on page 61.)
Check bit 28 in the I
2C Data/Control register. The bit is set if an error occurred during the access.
9.2.1.2
I
2C Read Operation
Verify that I
2C Data/Control register bit 31 (I2C Access Start) is zero. The bit is one when an access is in progress. It is
zero when the access is complete and another operation may be started.
Write ‘1’ to clear bit 28 in the I
2C Data/Control register. The bit is set if an error occurred during a previous access.
Program the read address for the access in the I
2C Address register.
Write one to bit 24 (I
2C Access Type) in the I2C Address register.
Initiate the I
2C read by setting bit 31 (I2C Access Start) in the I2C Data/Control register.
Poll bit 31 in the I
2C Data/Control register. The bit is one while an access is in progress. It becomes zero when the access
completes. (Alternatively, the I
2C Interrupt may be enabled. See the Global Control register and Global Interrupt Status
register descriptions on page 61.)
Check bit 28 in the I
2C Data/Control register. The bit is set if an error occurred during the access.
Read the data from bits 7:0 in the I
2C Data/Control register.
相關(guān)PDF資料
PDF描述
SII3512ECTU128 PCI BUS CONTROLLER, PQFP128
SII3531ACNU PCI BUS CONTROLLER, QCC48
SIO10N268-NU MULTIFUNCTION PERIPHERAL, PQFP128
SIS300 GRAPHICS PROCESSOR, PBGA365
SK12430PJT 800 MHz, OTHER CLOCK GENERATOR, PQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SII3132 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller
SII3132CNU 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN
SII3512 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller
SII3512ECTU128 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 128-Pin TQFP 制造商:Silicone Image 功能描述:
SII3531 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SteelVine⑩ Host Controller