參數(shù)資料
型號： SII3124ACBHU
元件分類： 總線控制器
英文描述： PCI BUS CONTROLLER, PBGA364
封裝： 21 X 21 MM, 1 MM PITCH, GREEN, BGA-364
文件頁數(shù)： 21/88頁
文件大?。?/td> 592K
代理商： SII3124ACBHU
PCI-X to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0160-C
28
that they were issued. The SiI3124 will enforce command type issuance to the SATA device and will not allow incompatible
command types to be issued to a device. This relieves the host of the burden of making sure that incompatible command
types are not intermixed in the device.
It is the host’s responsibility to manage slot usage. The host must keep track of which slots have commands outstanding and
which slots are available for new commands. Issuing a command to a slot that is currently in use will result in unpredictable
behavior.
For queued commands, the slot number is used as the queue tag. It is the host’s responsibility to ensure that the tag number
in the Register-Host To Device FIS defined in the PRB matches the slot number to which the command is issued.
5.3.2
The Scatter/Gather Entry (SGE)
A scatter/gather entry (SGE) defines a region of host memory to be used for data transfer associated with a command. Each
scatter/gather entry defines a single contiguous physically addressed region.
31
0
Data Address Low
0x00
Data Address High
0x04
Data Count
0x08
TRM (31)
LNK (30)
DRD (29)
XCF (28)
Reserved[27:0]
0x0C
Table 5-1 Scatter/Gather Entry (SGE)
The first quadword, at offset 0, contains the physical address of the region in host memory. The entire 64-bit address must be
defined. On 32-bit systems the upper 32 bits must be zero. The data address may point to a region to be used for data
transfer, or it may point to a scatter/gather table (SGT), which is a collection of four SGEs. The LNK bit (bit 30 at offset 0x0c)
defines the type of region. When LNK is zero, the region is a data region; when LNK is one, the region is a scatter/gather
table that will be fetched by the SiI3124 to obtain a data region definition.
The Data Count field at offset 0x08 defines the length, in bytes, of the contiguous data region. When the LNK bit is set to one,
indicating an SGT link, the SiI3124 ignores this field.
The TRM bit (bit 31 at offset 0x0c), when set to one, indicates that this is the final SGE associated with the command and no
additional SGEs follow it.
The DRD bit (bit 29 at offset 0x0c), when set to one, directs the SiI3124 to discard the data read from the device for the length
associated with the data count. When this bit is set to one, the SiI3124 ignores the data address.
The XCF bit (bit 28 at offset 0x0c) indicates whether the region defined by this SGE is to be used for data transfer (XCF set to
zero) or an external command fetch (XCF set to one). See section 5.3.10 for additional information on external command
processing.
相關(guān)PDF資料
PDF描述
SII3512ECTU128 PCI BUS CONTROLLER, PQFP128
SII3531ACNU PCI BUS CONTROLLER, QCC48
SIO10N268-NU MULTIFUNCTION PERIPHERAL, PQFP128
SIS300 GRAPHICS PROCESSOR, PBGA365
SK12430PJT 800 MHz, OTHER CLOCK GENERATOR, PQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SII3132 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller
SII3132CNU 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN
SII3512 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller
SII3512ECTU128 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 128-Pin TQFP 制造商:Silicone Image 功能描述:
SII3531 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SteelVine⑩ Host Controller
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*