參數(shù)資料
型號： SII3124ACBHU
元件分類： 總線控制器
英文描述： PCI BUS CONTROLLER, PBGA364
封裝： 21 X 21 MM, 1 MM PITCH, GREEN, BGA-364
文件頁數(shù)： 75/88頁
文件大小： 592K
代理商： SII3124ACBHU
PCI-X to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0160-C
77
7.3.14 Port CRC Error Counter
Address Offset: 1044H
Access Type: Read/Write/Clear
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
CRC Error Counter Threshold
CRC Error Counter
This register counts the number of Serial ATA CRC Errors that have occurred since last cleared.
Bit [31:16]
: Serial ATA CRC Error Threshold (R/W). This bit field defines the count at which an interrupt will be
asserted. When the count in bits 15:0 is equal to this value, a serial ATA CRC interrupt will be latched. A
threshold value of zero disables interrupt assertion and masks the corresponding interrupt status bit in the Port
Interrupt Status register.
Bit [15:0]
: Serial ATA CRC Error Count (R/WC). This bit field represents the count of Serial ATA CRC errors
that have occurred since this register was last written. Any write to this register will clear both the counter and
the interrupt condition. Clearing the interrupt status bit will also clear the counter. The count will not overflow.
Once this register reaches its maximum count, it will retain that count until cleared to zero by a write operation.
7.3.15 Port Handshake Error Counter
Address Offset: 1048H
Access Type: Read/Write/Clear
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Serial ATA Handshake Error Counter Threshold
Serial ATA Handshake Error Counter
This register counts the number of Serial ATA Handshake Errors that have occurred since last cleared.
Bit [31:16]
: Serial ATA Handshake Error Threshold (R/W). This bit field defines the count at which an interrupt
will be asserted. When the count in bits 15:0 is equal to this value, a serial ATA Handshake interrupt will be
latched. A threshold value of zero disables interrupt assertion and masks the corresponding interrupt status bit
in the Port Interrupt Status register.
Bit [15:0]
:
Serial ATA Handshake Error Count (R/WC).
This bit field represents the count of Serial ATA
Handshake errors that have occurred since this register was last written. Any write to this register will clear both
the counter and the interrupt condition. Clearing the interrupt status bit will also clear the counter. The count will
not overflow. Once this register reaches its maximum count, it will retain that count until cleared to zero by a
write operation.
相關(guān)PDF資料
PDF描述
SII3512ECTU128 PCI BUS CONTROLLER, PQFP128
SII3531ACNU PCI BUS CONTROLLER, QCC48
SIO10N268-NU MULTIFUNCTION PERIPHERAL, PQFP128
SIS300 GRAPHICS PROCESSOR, PBGA365
SK12430PJT 800 MHz, OTHER CLOCK GENERATOR, PQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SII3132 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller
SII3132CNU 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN
SII3512 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller
SII3512ECTU128 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 128-Pin TQFP 制造商:Silicone Image 功能描述:
SII3531 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SteelVine⑩ Host Controller
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*