參數(shù)資料
型號： SII3124ACBHU
元件分類： 總線控制器
英文描述： PCI BUS CONTROLLER, PBGA364
封裝： 21 X 21 MM, 1 MM PITCH, GREEN, BGA-364
文件頁數(shù)： 32/88頁
文件大?。?/td> 592K
代理商： SII3124ACBHU
PCI-X to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0160-C
38
5.3.11 Interlocked Receive PRB Structure
Reserving a command slot to receive an interlocked FIS is indicated by setting control_receive (control field, bit 3). To receive
an interlocked FIS into host memory, the host driver first specifies the FIS type(s) to be interlocked by writing the appropriate
value to the FIS Configuration register (port registers, offset 0x1028). The PRB is populated with SGEs that define the host
memory region(s) that will be used to receive the interlocked FIS. When a FIS of the defined type is received, it will be written
to the defined host memory area and the command will be completed. If an error occurs during receipt of the FIS, or the SGEs
define an area that is not large enough to contain the entire FIS, the FIS will be rejected with an R_ERR response and the
command will not complete. When an interlocked FIS is received without error into a memory region that is large enough to
contain it, the command will be successfully completed and the host driver may use the received FIS in any manner. The
command slot is then free to be redefined as a receive slot or as any other command type.
After successfully receiving an interlocked FIS, the low-level link will be receiving WTRM primitives from the transmitting
device, which is expecting a response. By default, the SiI3124 waits for the host driver to write a response bit to the port
control register. If the host driver writes Interlock Accept (Port Control Set register, bit 12), an R_OK response will be
transmitted. If the host driver writes Interlock Reject (Port Control Set register, bit 11), an R_ERR response will be transmitted.
The host driver may also elect to set Auto Interlock Accept (Port Control Set register, bit 14) before performing interlocked
operations. Setting this bit will cause an R_OK response to be sent for all subsequently received interlocked FISes, without
additional intervention from the host driver. It should be noted that in this mode, it is possible to receive one or more additional
interlocked FISes before the host driver has had a chance to reserve command slots to receive them. If this occurs, any
interlocked FIS that arrives without a reserved slot available will be acknowledged and discarded.
31
0
Protocol Override
Control
0x00
Received Transfer Count
0x04
0x08
0x0C
0x10
0x14
0x18
Reserved – Must Be Zero
0x1C
SGE0 Data Address Low
0x20
SGE0 Data Address High
0x24
SGE0 Data Count
0x28
SGE0 TRM
SGE0 LNK
SGE0 DRD
SGE0 XCF
Reserved[27:0]
0x2C
SGE1 Data Address Low
0x30
SGE1 Data Address High
0x34
SGE1 Data Count
0x38
SGE1 TRM
SGE1 LNK
SGE1 DRD
SGE1 XCF
Reserved[27:0]
0x3C
Table 5-10 Port Request Block For Receiving Interlocked FIS
相關PDF資料
PDF描述
SII3512ECTU128 PCI BUS CONTROLLER, PQFP128
SII3531ACNU PCI BUS CONTROLLER, QCC48
SIO10N268-NU MULTIFUNCTION PERIPHERAL, PQFP128
SIS300 GRAPHICS PROCESSOR, PBGA365
SK12430PJT 800 MHz, OTHER CLOCK GENERATOR, PQCC28
相關代理商/技術參數(shù)
參數(shù)描述
SII3132 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller
SII3132CNU 制造商:Silicon Image Inc 功能描述:PCI Express to Serial ATA Controller 88-Pin QFN
SII3512 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:PCI to Serial ATA Controller
SII3512ECTU128 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 128-Pin TQFP 制造商:Silicone Image 功能描述:
SII3531 制造商:SILICONIMAGE 制造商全稱:SILICONIMAGE 功能描述:SteelVine⑩ Host Controller
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*