- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1958 > ORT8850L-3BM680C (Lattice Semiconductor Corporation)IC FPSC TRANSCEIVER 8CH 680-BGA PDF資料下載
參數(shù)資料
| 型號： | ORT8850L-3BM680C |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數(shù)： | 41/105頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPSC TRANSCEIVER 8CH 680-BGA |
| 產(chǎn)品變化通告： | Product Discontinuation 01/Aug/2011 |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁
Lattice Semiconductor
ORCA ORT8850 Data Sheet
40
condition. It is also possible during operation for the channel to go into OOF. This may occur due to the removal of
either the frame pulse or the cable. If this is the case, AND is is part of a multi-channel alignment group, the realign-
ment procedure must be re-executed once the channel goes back into frame.
When a channel goes from the OOF state to the In-Frame state the OOF alarm bit is set per channel. The OOF
alarm bit is a per channel bit contained in the channel alarm register. It takes the receiver at least 4 full SONET
frames for the state machine to declare the In-Frame state. When the OOF bit is high the channel is in OOF. When
the OOF bit changes to a ‘0’ then the channel is back in frame and the realignment procedure should be executed.
Table 11 lists the register values to set up the ORT8850 for alignment FIFO sync realignment. The order is specic.
The values are given from the PowerPC point of view. If using the MPI to write data to the ORT8850, the value
given in the table is the value that should be used. If using the UMI of the system bus, the data value would need to
be byte ipped. The following setup procedures should be followed after the enabled channels have a valid frame
pulse, and are in the Frame state:
Table 11. Alignment FIFO Synch Realignment
RX Serial TOH Processing
Transport overhead is extracted from the receive data stream by the TOH extract block. The incoming data gets
loaded into a 36-byte shift register on the system clock domain. This, in turn, is clocked onto the TOH clock domain
at the start of the SPE time, where it can be clocked out.
The TOH processor is responsible for serializing all received TOH bytes of each channel through that channel's
corresponding serial TOH data port. The TOH serial ports are synchronized to the TOH clock (the same clock that
is being used by the serial ports on the transmitter side). This free-running TOH clock is provided to the core by
external circuitry and operates at a minimum frequency of 25 MHz and a maximum frequency of 77.76 MHz. Data
is transferred over serial links in a bursty fashion as controlled by the RX TOH clock enable signal, and is common
Register Address
Value (Binary)
Description
0x30020, bit 6
1
Force AIS-L in all channels of the group to be synchronized.
0x30038, bit 6
1
0x30050, bit 6
1
0x30068, bit 6
1
0x30080, bit 6
1
0x30098, bit 6
1
0x300B0, bit 6
1
0x300C8, bit 6
1
Wait for 4 SONET Frames (~500s)
0x30017, specic bits
1
Issue FIFO realignment commands.
0x30018, specic bits
1
Wait for Another 4 SONET Frames (~500s)
0x30017, specic bits
0
Clear FIFO alignment command register bits written in previous steps.
0x30018, specic bits
0
0x30020, bit 6
0
Release AIS-L in all channels of the group to allow normal data ow through the
reveiver.
0x30038, bit 6
0
0x30050, bit 6
0
0x30068, bit 6
0
0x30080, bit 6
0
0x30098, bit 6
0
0x300B0, bit 6
0
0x300C8, bit 6
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P1010PSE5HFA | MPU PROTO 800/667 425-TEPBGA1 |
| P1013NXN2LFB | IC MPU 1067MHZ 689TEPBGA |
| P1013PSE2EFA | IC MPU PROTO 600MHZ 689-TEPBGA |
| P1014NSN5DFA | IC MPU 800MHZ 425TEPBGA1 |
| P1014NSN5FFA | IC MPU 800MHZ 425TEPBGA1 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ORT8850L-3BMN680C | 功能描述:FPGA - 現(xiàn)場可編程門陣列 4992 LUT 278 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORT9303 | 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303B | 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303BL | 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303G | 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。