- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1958 > ORT8850L-3BM680C (Lattice Semiconductor Corporation)IC FPSC TRANSCEIVER 8CH 680-BGA PDF資料下載
參數(shù)資料
| 型號： | ORT8850L-3BM680C |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數(shù)： | 31/105頁 |
| 文件大小： | 0K |
| 描述： | IC FPSC TRANSCEIVER 8CH 680-BGA |
| 產(chǎn)品變化通告： | Product Discontinuation 01/Aug/2011 |
| 標準包裝： | 24 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁
Lattice Semiconductor
ORCA ORT8850 Data Sheet
31
Serial TOH Insertion Mode
In the transmit direction the SPE bytes are always transferred unaltered from the input parallel bus to the serial
LVDS output. On the other hand, TOH bytes are received from the serial input port and are inserted in the STS-12
frame before being sent to the LVDS output in the Serial TOH Insertion mode. The FPGA logic must provide fram-
ing information to the Core using the TX_TOH_CK_EN Input signal. TOH data is input on a row by row basis, with a
one clock cycle frame pulse delineating the start of a row, as shown in Figure 14. As shown in the gure, while the
SPE bytes are being transmitted for one row, the FPGA logic must simultaneously supply the Core with the TOH
data for the next row. Detailed timing for the TOH serial input is shown later in Figure 31.
Figure 14. TOH Serial Port Input Framing Signals (FPGA to Core)
Incoming serial TOH data is synchronized initially to the free running clock, TOH_CLK. TOH_CLK can operate from
a minimum frequency of 25 Mhz. to a maximum frequency of 106 MHz. TOH bytes are transferred in the order
shown in Figure 15. Bytes are transferred over the serial links with the MSB rst. Data should be transferred over
the serial link on a row-by-row basis. With three TOH bytes/per row for each STS-1 stream and a total of 12 STS-1
streams per STS-12 frame, a total of 288 TOH bits must be transferred for each row. The 288 TOH bits per row can
be sent back-to-back. In this case, TX_TO_CLK_EN will be high continuously for 288 TOH_CLK cycles.
It is the responsibility of the user to synchronize transfer of the TOH bytes to a pre-determined window of time rela-
tive to the STS-12 frame position on the parallel input bus, i.e., the 36 TOH bytes to be inserted in row number n
must be transferred to the Core during the time the SPE bytes of row n-1 are being transferred to the Core over the
parallel input bus. Within each SPE row, a guard band of four TOH_CLK cycles must be provided on each side of
the TOH transfer window. No data may be transferred in these guard bands.
FPGA_SYSCLK
SYS_FP
DINxx[7:0]
TOH_CLK
TX_TOH_CK_EN
Row 1
TOH_INxx
36 bytes TOH
bit 6
of B1 byte STS1 #1
MSbit(7)
of B1 byte STS1 #1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P1010PSE5HFA | MPU PROTO 800/667 425-TEPBGA1 |
| P1013NXN2LFB | IC MPU 1067MHZ 689TEPBGA |
| P1013PSE2EFA | IC MPU PROTO 600MHZ 689-TEPBGA |
| P1014NSN5DFA | IC MPU 800MHZ 425TEPBGA1 |
| P1014NSN5FFA | IC MPU 800MHZ 425TEPBGA1 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ORT8850L-3BMN680C | 功能描述:FPGA - 現(xiàn)場可編程門陣列 4992 LUT 278 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORT9303 | 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303B | 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303BL | 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
| ORT9303G | 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY |
發(fā)布緊急采購，3分鐘左右您將得到回復。