![](http://datasheet.mmic.net.cn/Freescale-Semiconductor/MC68F375MZP33R2_datasheet_98733/MC68F375MZP33R2_569.png)
MC68F375
ELECTRICAL CHARACTERISTICS
MOTOROLA
REFERENCE MANUAL
Rev. 25 June 03
E-7
20
Clock High to R/W Low
t
CHRL
00.5
t
cyc
21
R/W Asserted to AS, CS Asserted
t
RAAA
0.25
—
t
cyc
22
R/W Low to DS, CS Asserted (Write)
t
RASA
35
—
ns
23
Clock High to Data Out Valid
t
CHDO
—0.5
t
cyc
24
Data Out Valid to Negating Edge of AS, CS (Fast Write Cycle)
t
DVASN
0.25
—
t
cyc
25
DS, CS Negated to Data Out Invalid (Data Out Hold)
t
SNDOI
0.25
—
t
cyc
26
Data Out Valid to DS, CS Asserted (Write)
t
DVSA
0.25
—
t
cyc
27
Data In Valid to Clock Low (Data Setup)
t
DICL
3—
ns
27A
Late BERR, HALT Asserted to Clock Low (Setup Time)
t
BELCL
10
—
ns
28
AS, DS Negated to DSACK[1], BERR, HALT Negated
t
SNDN
040
ns
29
DS, CS Negated to Data In Invalid (Data In Hold)
10
t
SNDI
0—
ns
29A
DS, CS Negated to Data In High Impedanc
et
SHDI
—28
ns
30
CLKOUT Low to Data In Invalid (Fast Cycle Hold)
10t
CLDI
0.25
—
t
cyc
30A
CLKOUT Low to Data In High Impedance
10t
CLDH
—45
ns
31
DSACK[1] Asserted to Data In Valid
12
t
DADI
—25
ns
33
Clock Low to BG Asserted/Negated
t
CLBAN
—0.5
t
cyc
35
BR Asserted to BG Asserted
13
t
BRAGA
1—
t
cyc
37
BGACK Asserted to BG Negated
t
GAGN
12
t
cyc
39
BG Width Negated
t
GH
1—
t
cyc
39A
BG Width Asserted
t
GA
1—
t
cyc
46
R/W Width Asserted (Write or Read)
t
RWA
75
—
ns
46A
R/W Width Asserted (Fast Write or Read Cycle)
t
RWAS
45
—
ns
47A
Asynchronous Input Setup Time
BR, BGACK, DSACK[1], BERR, HALT
t
AIST
3—
ns
47B
Asynchronous Input Hold Time
t
AIHT
8—
ns
48
DSACK[1] Asserted to BERR, HALT Asserted
14
t
DABA
—0.5
t
cyc
53
Data Out Hold from Clock High
t
DOCH
0—
ns
54
Clock High to Data Out High Impedance
t
CHDH
—14
ns
55
R/W Asserted to Data Bus Impedance Change
t
RADC
20
—
ns
56
RESET Pulse Width (Reset Instruction)
t
HRPW
512
—
t
cyc
57
BERR Negated to HALT Negated (Rerun)
t
BNHN
0—
ns
70
Clock Low to Data Bus Driven (Show)
t
SCLDD
00.5
t
cyc
71
Data Setup Time to Clock Low (Show)
t
SCLDS
8—
ns
72
Data Hold from Clock Low (Show)
t
SCLDH
5—
ns
Table E-5 AC Timing (Continued)
(V
DDH
= 5.0 Vdc
± 10%, V
DDL
and V
DDSYN
= 3.3 Vdc
± 10%, V
SS
= 0 Vdc, T
A
= T
L
to T
H
)1
Num
Characteristic
Symbol
Min
Max
Unit
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.