![](http://datasheet.mmic.net.cn/Freescale-Semiconductor/MC68F375MZP33R2_datasheet_98733/MC68F375MZP33R2_37.png)
MC68F375
OVERVIEW DESCRIPTION
MOTOROLA
REFERENCE MANUAL
Rev. 25 June 03
1-3
— 2 modulus counter submodules (MCSM).
— 4 single action submodules (SASM).
— 4 double action submodules (DASM).
— 4 dedicated PWM submodules (PWMSM)
Package: flip chip and 217-ball 23 x 23 mm PBGA.
Operating temperature: -40
° C through 125° C
Operating frequency: 33.00 MHz system clock at VDDL = 3.3 V / VDDH = 5.0 V.
1.3 Module Descriptions
A short description of each module of the MC68F375 appears in the following sections.
For more details on each module, please refer to the specific module section as
indicated.
1.3.1 Central Processing Unit Module – CPU32
The CPU32 is upward-compatible with the M68000 family which excels at processing
calculation-intensive algorithms and supporting high level languages. All of the
MC68010 and most of the MC68020 enhancements such as virtual memory support,
loop mode execution, and 32-bit mathematical operations are supported. New instruc-
tions such as table lookup and interpolate and low-power stop support the specific
1.3.2 Single Chip Integration Module – SCIM2E
The MC68F375 contains the single chip integration module 2 (SCIM2E). The SCIM2E
consists of several submodules: the external bus interface, the system protection sub-
module, the test submodule, the clock synthesizer, and the chip select submodule.
The MC68F375 SCIM2E includes improvements to the regular SCIM. This enhanced
SCIM includes improvements to the clock synthesizer. These changes are defined in
Manual (SCIMRM/AD) for more details on the characteristics of this module.
1.3.3 Queued Analog to Digital Converter Module – QADC64
The queued analog-to-digital converter 64 (QADC64) provides the microcontroller
unit (MCU) with two conversion sequence control mechanisms (queues); a 16
channel expandable multiplexer; a 10-bit A/D converter; and digital port logic. Re-
The queue RAM stores the sequence of channels to convert, conversion param-
eters, and stores conversion results.
The queue control logic provides the trigger/run modes, interrupt control, queue
status, etc.
The 10-bit A/D converter selects and convert the desired channel, using a suc-
cessive approximation technique. The absolute accuracy (total unadjusted error)
compared to an ideal transfer curve is +/-2 counts.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.