![](http://datasheet.mmic.net.cn/Freescale-Semiconductor/MC68F375MZP33R2_datasheet_98733/MC68F375MZP33R2_337.png)
MC68F375
CAN 2.0B CONTROLLER MODULE
MOTOROLA
REFERENCE MANUAL
Rev. 25 June 03
7-31
7.8.10 Receive Buffer 15 Mask Registers
RX15MSKHI — Receive Buffer 15 Mask Register High
0xYF F098
RX15MSKLO — Receive Buffer 15 Mask Register Low
0xYF F09A
The receive buffer 15 mask registers have the same structure as the receive global
mask registers and are used to mask buffer 15.
7.8.11 Error and Status Register
This register reflects various error conditions, general status, and has the enable bits
for three of the TouCAN interrupt sources. The reported error conditions are those
which have occurred since the last time the register was read. A read clears these bits
to zero.
ESTAT — Error and Status Register
0xYF F0A0
MSB
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
LSB
0
BITER
ACK
ERR
CRC
ERR
FORM
ERR
STUF
F
ERR
TX
WARN
RX
WARN
IDLE
TX/
RX
FCS
0
BOFF
INT
ERR
INT
WAKE
INT
RESET:
0
Table 7-21 ESTAT Bit Settings
Bit(s)
Name
Description
15:14
BITERR
Transmit bit error. The BITERR[1:0] field is used to indicate when a transmit bit error occurs.
NOTE: The transmit bit error field is not modified during the arbitration field or the ACK slot
bit time of a message, or by a transmitter that detects dominant bits while sending a passive
error frame.
13
ACKERR
Acknowledge error. The ACKERR bit indicates whether an acknowledgment has been cor-
rectly received for a transmitted message.
0 = No ACK error was detected since the last read of this register.
1 = An ACK error was detected since the last read of this register.
12
CRCERR
Cyclic redundancy check error. The CRCERR bit indicates whether or not the CRC of the
last transmitted or received message was valid.
0 = No CRC error was detected since the last read of this register.
1 = A CRC error was detected since the last read of this register.
11
FORMERR
Message format error. The FORMERR bit indicates whether or not the message format of
the last transmitted or received message was correct.
0 = No format error was detected since the last read of this register.
1 = A format error was detected since the last read of this register.
10
STUFERR
Bit stuff error. The STUFFERR bit indicates whether or not the bit stuffing that occurred in
the last transmitted or received message was correct.
0 = No bit stuffing error was detected since the last read of this register.
1 = A bit stuffing error was detected since the last read of this register.
9
TXWARN
Transmit error status flag. The TXWARN status flag reflects the status of the TouCAN trans-
mit error counter.
0 = Transmit error counter
< 96.
1 = Transmit error counter
≥ 96.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.