![](http://datasheet.mmic.net.cn/Maxim-Integrated-Products/DS3105LN-_datasheet_101009/DS3105LN-_14.png)
DS3105
14
Table 6-3. Global Pin Descriptions
PIN DESCRIPTION
RST
IPU
Reset (Active Low). When this global asynchronous reset is pulled low, all internal circuitry is
reset to default values. The device is held in reset as long as
RST is low. RST should be held
low for at least two REFCLK cycles after the external oscillator has stabilized and is providing
valid clock signals.
SRCSW
IPD
Source Switching. Fast source-switching control input. See Section
7.6.5. The value of this pin
RST goes high. After RST goes high this pin can be used
to select between IC3/IC5 and IC4/IC6, if enabled.
TEST
IPD
Factory Test Mode Select. Wire this pin to VSS for normal operation.
O3F1/SRFAIL
IOPU
OC3 Frequency Select 1/SRFAIL Status Pin. This pin is sampled when the
RST pin goes high
and the value is used as O3F1, which, together with O3F2 and O3F0, sets the default
frequency of the OC3 output clock pin. See
Table 7-18. After
RST goes high, if
MCR10:SRFPIN
= 1, this pin follows the state of the SRFAIL status bit in t
he MSR2 register. This gives the
system a very fast indication of the failure of the current reference. When
MCR10:SRFPIN = 0,
SRFAIL is disabled (high impedance).
O3F2/LOCK
IOPD
OC3 Frequency Select 2/T0 DPLL LOCK Status. This pin is sampled when the
RST pin goes
high and the value is used as O3F2, which, together with O3F1 and O3F0, sets the default
frequency of the OC3 output clock pin. See
Table 7-18. After
RST goes high, if
MCR1.LOCKPIN = 1, this pin indicates the lock state of the T0 DPLL. When
MCR1.LOCKPIN =
0, LOCK is disabled (low).
0 = Not locked
1 = Locked
O6F0/GPIO1
IOPD
OC6 Frequency Select 0/General-Purpose I/O Pin 1. This pin is sampled when the
RST pin
goes high and the value is used as O6F0, which, together with O6F2 and O6F1, sets the
default frequency of the OC6 output clock pin. Se
e Table 7-17. After
RST goes high, this pin
can be used as a general-purpose I/O pin.
GPCR:GPIO1D configures this pin as an input or an
output.
GPCR:GPIO1O specifies the output val
ue. GPSR:GPIO1 indicates the state of the pin.
O6F1/GPIO2
IOPD
OC6 Frequency Select 1/General-Purpose I/O Pin 2. This pin is sampled when the
RST pin
goes high and the value is used as O6F1 which together with O6F2 and O6F0 sets the default
frequency of the OC6 output clock pin. See
Table 7-17. After
RST goes high this pin can be
used as a general purpose I/O pin.
GPCR:GPIO2D configures this pin as an input or an output.
GPCR:GPIO2O specifies the output value.
GPSR:GPIO2 indicates the state of the pin.
O6F2 GPIO3
IOPU
OC6 Frequency Select 2/General-Purpose I/O Pin 3. This pin is sampled when the
RST pin
goes high and the value is used as O6F2, which, together with O6F1 and O6F0, sets the
default frequency of the OC6 output clock pin. Se
e Table 7-17. After
RST goes high, this pin
can be used as a general-purpose I/O pin.
GPCR:GPIO3D configures this pin as an input or an
output.
GPCR:GPIO3O specifies the output val
ue. GPSR:GPIO3 indicates the state of the pin.
SONSDH/
GPIO4
I/OPD
SONET/SDH Frequency Select Input/General-Purpose I/O 4. When
RST goes high the state
After
RST goes high this pin can be used as a general-purpose I/O pin
. GPCR:GPIO4D
configures this pin as an input or an output.
GPCR:GPIO4O specifies the output value.
GPSR:GPIO4 indicates the state of the pin.
Reset latched values:
0 = SDH rates (N x 2.048MHz)
1 = SONET rates (N x 1.544MHz)