- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1977 > XRT94L31IB-L (Exar Corporation)IC MAPPER DS3/E3/STS-1 504TBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT94L31IB-L |
| 廠商： | Exar Corporation |
| 文件頁(yè)數(shù)： | 112/133頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MAPPER DS3/E3/STS-1 504TBGA |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 應(yīng)用： | 網(wǎng)絡(luò)切換 |
| 接口： | 總線 |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 封裝/外殼： | 504-LBGA |
| 供應(yīng)商設(shè)備封裝： | 504-TBGA（35x35） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)當(dāng)前第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)
XRT94L31
8
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
REV. 1.0.1
U2
RXLDAT_R_P
I
LVPEC
L
Receive STS-3/STM-1 Data - Positive Polarity PECL Input - Redun-
dant Port:
This input pin, along with RXLDAT_R_N functions as the Recovered
Data Input, from the Optical Transceiver or as the Receive Data Input
from the system back-plane.
NOTE: For APS (Automatic Protection Switching) purposes, this input
pin, along with RXLDAT_R_N functions as the Redundant
Receive STS-3/STM-1 Data Input Port.
U1
RXLDAT_R_N
I
LVPEC
L
Receive STS-3/STM-1 Data - Negative Polarity PECL Input - Redun-
dant Port:
This input pin, along with RXLDAT_R_P functions as the Recovered
Data Input, from the Optical Transceiver or as the Receive Data Input
from the system back-plane.
NOTE: For APS (Automatic Protection Switching) purposes, this input
pin, along with RXLDAT_R_N functions as the Redundant
Receive STS-3/STM-1 Data Input Port.
AE27
RXCLK_19MHZ
O
CMOS
19.44MHz Recovered Output Clock:
This pin outputs a 19.44MHz clock signal that has been derived from the
incoming STS-3/STM-1 LVPECL line signal (via the Receive STS-3/
STM-1 PECL Interface block) and has been extracted out and derived
by Clock and Data Recovery PLL (within the Receive STS-3/STM-1
PECL Interface block).
To operate the STS-3/STM-1 Interface of the XRT94L31 in the loop-tim-
ing mode, route this particular output signal through a narrow-band PLL
(in order to attenuate any jitter within this signal) prior to routing it to the
REFTTL input pin.
P3
REFCLK_P
I
LVPEC
L
Transmit Reference Clock - Positive Polarity PECL Input:
This input pin, along with REFCLK_N and REFTTL can be configured to
function as the timing source for the STS-3/STM-1 Transmit Interface
Block.
If these two input pins are configured to function as the timing source, a
155.52MHz clock signal must be applied to these input pins in the form
of a PECL signal. Configure these two inputs to function as the timing
source by writing the appropriate data into the Transmit Line Interface
Control Register (Address Location = 0x0383)
NOTE: If REFTTL clock input is used, set this pin to a logic "High"
P2
REFCLK_N
I
LVPEC
L
Transmit Reference Clock - Negative Polarity PECL Input:
This input pin, along with REFCLK_P and REFTTL can be configured to
function as the timing source for the STS-3/STM-1 Transmit Interface
Block.
If these two input pins are configured to function as the timing source,
then the user must apply a 155.52MHz clock signal, in the form of a
PECL signal to these input pins. These two inputscan be configured to
function as the timing source by writing the appropriate data into the
Transmit Line Interface Control Register (Address Location = 0x0383).
NOTE: Set this pin to a logic "Low" if REFTTL clock input is used
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
SIGNAL NAME
I/O
TYPE
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT94L33IB-L | IC MAPPER DS3/E3/STS-1 504TBGA |
| XRT94L43IB-F | IC MAPPER SONET/SDH OC12 516BGA |
| XS1-G02B-FB144-I4 | IC MCU 32BIT 16KB OTP 144FBGA |
| XTR114U/2K5 | IC 4-20MA I-TRANSMITTER 14-SOIC |
| ZXHF5000JB24TC | IC SWITCH QUAD 2X1 24QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT94L33 | 制造商:EXAR 制造商全稱:EXAR 功能描述:-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SONET REGISTERS |
| XRT94L33_06 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET |
| XRT94L33_07 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - ATM REGISTERS |
| XRT94L33_1 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER ATM/PPP - HARWARE MANUAL |
| XRT94L33_2 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SDH REGISTERS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。