參數(shù)資料
型號: TMS320DM355_07
廠商: Texas Instruments, Inc.
英文描述: Digital Media System-on-Chip (DMSoC)
中文描述: 數(shù)字媒體系統(tǒng)芯片(DMSoC)
文件頁數(shù): 133/158頁
文件大?。?/td> 1319K
代理商: TMS320DM355_07
www.ti.com
P
SPI_CLK
(Clock Polarity = 0)
SPI_CLK
(Clock Polarity = 1)
SPI_DI
(Input)
SPI_DO
(Output)
13
MSB IN
DATA
LSB IN
LSB OUT
MSB OUT
DATA
17
15
14
16
SPI_EN
19
18
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463B–SEPTEMBER 2007–REVISED OCTOBER 2007
SPI Master Mode Timings (Clock Phase = 1)
Table 5-31. Timing Requirements for SPI Master Mode [Clock Phase = 1] (see
Figure 5-38
)
DM355
MIN
NO.
UNIT
MAX
Setup time, SPI_DI (input) valid before SPI_CLK (output)
rising edge
Setup time, SPI_DI (in put) valid before SPI_CLK (output)
falling edge
Hold time, SPI_DI (input) valid after SPI_CLK (output) rising
edge
Hold time, SPI_DI (input) valid after SPI_CLK (output) falling
edge
13
t
su(DIV-CLKL)
Clock Polarity = 0
.5P + 3
ns
14
t
su(DIV-CLKH)
Clock Polarity = 1
.5P + 3
ns
15
t
h(CLKL-DIV)
Clock Polarity = 0
.5P + 3
ns
16
t
h(CLKH-DIV)
Clock Polarity = 1
.5P + 3
ns
Table 5-32. Switching Characteristics Over Recommended Operating Conditions for SPI Master Mode
[Clock Phase = 1] (see
Figure 5-38
)
DM355
MIN
NO.
PARAMETER
UNIT
MAX
Delay time, SPI_CLK (output) falling edge to SPI_DO
(output) transition
Delay time, SPI_CLK (output) rising edge to SPI_DO
(output) transition
Delay time, SPI_EN[1:0] (output) falling edge to first SPI_CLK (output) rising or falling
edge
t
d(CLKL/H-DOHz)
Delay time, SPI_CLK (output) falling or rising edge to SPI_DO (output) high impedance
17
t
d(CLKL-DOV)
Clock Polarity = 0
-4
5
ns
18
t
d(CLKH-DOV)
Clock Polarity = 1
-4
5
ns
2P+.5C
19
t
d(ENL-CLKH/L)
(1)
ns
20
P
(2)
(2)
ns
(1)
The delay time can be adjusted using the SPI module register C2TDELAY. See the TMS320DM355 DMSoC Serial Peripheral Interface
(SPI) User's Guide (SPRUED4).
The delay time can be adjusted using the SPI module register T2CDELAY. See the TMS320DM355 DMSoC Serial Peripheral Interface
(SPI) User's Guide (SPRUED4).
(2)
Figure 5-38. SPI Master Mode External Timing (Clock Phase = 1)
Submit Documentation Feedback
DM355 Peripheral Information and Electrical Specifications
133
相關(guān)PDF資料
PDF描述
TMS320DM6446_07 Digital Media System-on-Chip
TMS320F2801X Digital Signal Processors
TMS320F2809_07 Digital Signal Processors
TMS320F28335_1 Variable Capacitance Diode for TV Tuner VHF Tuning; Ratings VR (V): 32; Characteristics n: 12.0 min; Characteristics rs (ohm) max: 0.85; Characteristics C (pF) max: C2 = 32.2 to 37.5 C25 = 2.57 to 3.0; Characteristics CVR/CVR: 2/25; Cl: 2.777; Package: UFP
TMS4024 9 X 64 DIGITAL STORAGE BUFFER (FIFO)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320DM355-216 制造商:Texas Instruments 功能描述:DMSOC ARM926EJ-S CORE 216MHZ 337BGA 制造商:Texas Instruments 功能描述:DMSOC, ARM926EJ-S CORE, 216MHZ, 337BGA
TMS320DM355CZCE135 制造商:Texas Instruments 功能描述:
TMS320DM355CZCE216 功能描述:處理器 - 專門應(yīng)用 Dig Media System-on- Chip RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
TMS320DM355CZCE270 功能描述:IC DGTL MEDIA SOC 337NFBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:TMS320DM3x, DaVinci™ 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
TMS320DM355CZCEA13 功能描述:處理器 - 專門應(yīng)用 Dig Media System-on- Chip RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432