參數(shù)資料
型號： TMS320DM355_07
廠商： Texas Instruments, Inc.
英文描述： Digital Media System-on-Chip (DMSoC)
中文描述： 數(shù)字媒體系統(tǒng)芯片（DMSoC）
文件頁數(shù)： 116/158頁
文件大?。?/td> 1319K
代理商： TMS320DM355_07
www.ti.com
P
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463B–SEPTEMBER 2007–REVISED OCTOBER 2007
Support for program lens shading correction.
Support for 10-bit to 8-bit A-law compression.
Support for a low-pass filter prior to writing to SDRAM. If this filter is enabled, 2 pixels each in the left
and right edges of each line are cropped from the output.
Support for generating output to range from 16-bits to 8-bits wide (8-bits wide allows for 50% saving in
storage area).
Support for down sampling via programmable culling patterns.
Ability to control output to the DDR2 via an external write enable signal.
Support for up to 32K pixels (image size) in both the horizontal and vertical direction.
IPIPE - Image Pipe
5.9.1.2
The hardware Image Pipe (IPIPE) is a programmable hardware image processing module that is
responsible for transforming raw (unprocessed) image/video data from a sensor (CMOS or CCD) into
YCbCr 422 data that is amenable for compression or display. The IPIPE can also be configured to operate
in a resize only mode, which allows YCbCr 422 to be resized without applying the processing of every
module in the IPIPE. Typically, the output of the IPIPE is used for both video compression and displaying
it on an external display device such as a NTSC/PAL analog encoder or a digital LCD. The IPIPE is
programmed via control and parameter registers. The following features are supported by the IPIPE.
The input interface extracts valid raw data from the CCD raw data, and then various modules in IPIPE
process the raw CCD data.
The 2D noise filter module reduces impulse noise in the raw data and adjusts the resolution of the
input image.
The 2D pre-filter adjusts the resolution of the input image and remove line crawl noise.
The white balance module applies two gain adjustments to the data: a digital gain (total gain) and a
white balance gain.
The Color Filter Array (CFA) interpolation module implements CFA interpolation. The output from the
CFA interpolation module is always RGB formatted data.
The RGB2RGB blending module applies a 3x3 matrix transform to the RGB data generated by the
CFA interpolation module.
The gamma correction module independently applies gamma correction to each RGB component.
Gamma is implemented using a piece-wise linear interpolation approach with a 512 entry look up table
for each color.
The RGB2YCbCr conversion module applies 3x3 matrix transformation to the RGB data to convert it to
YCbCr data. This module also implements offset.
The 4:2:2 conversion module applies the chroma low pass filter and down samples Cb and Cr, so that
IPIPE output data is in YCbCr-4:2:2 format.
The 2D edge enhancer module improves image clarity with luminance non-linear filter. This module
also has contrast and brightness adjustment functions.
The chroma suppression module reduces faulty-color using luminance (Y) value or high-pass-filtering Y
value. The H-resizer and V-resizer modules resize horizontal and vertical image sizes, respectively.
The output interface module transfers data from IPIPE to SDRAM, in the form of YCbCr-422 or RGB
(32bit/16bit).
The histogram function can record histograms of up to 4 distinct areas into up to 256 bins.
IPIPE has three different processing paths:
–
Case 1: The CCD raw data directly leads to IPIPE and stores the YCbCr (or RGB) data to SDRAM.
–
Case 2: IPIPE reads CCD raw data and stores the Bayer pattern data after white balance to
SDRAM.
–
Case 3: IPIPE reads YCbCr-422 data and apply edge enhance, chroma suppression and Resize to
output YCbCr (or RGB) data to SDRAM.
DM355 Peripheral Information and Electrical Specifications
116
Submit Documentation Feedback
相關(guān)PDF資料
PDF描述
TMS320DM6446_07 Digital Media System-on-Chip
TMS320F2801X Digital Signal Processors
TMS320F2809_07 Digital Signal Processors
TMS320F28335_1 Variable Capacitance Diode for TV Tuner VHF Tuning; Ratings VR (V): 32; Characteristics n: 12.0 min; Characteristics rs (ohm) max: 0.85; Characteristics C (pF) max: C2 = 32.2 to 37.5 C25 = 2.57 to 3.0; Characteristics CVR/CVR: 2/25; Cl: 2.777; Package: UFP
TMS4024 9 X 64 DIGITAL STORAGE BUFFER (FIFO)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320DM355-216 制造商:Texas Instruments 功能描述:DMSOC ARM926EJ-S CORE 216MHZ 337BGA 制造商:Texas Instruments 功能描述:DMSOC, ARM926EJ-S CORE, 216MHZ, 337BGA
TMS320DM355CZCE135 制造商:Texas Instruments 功能描述:
TMS320DM355CZCE216 功能描述:處理器 - 專門應(yīng)用 Dig Media System-on- Chip RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
TMS320DM355CZCE270 功能描述:IC DGTL MEDIA SOC 337NFBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:TMS320DM3x, DaVinci™ 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
TMS320DM355CZCEA13 功能描述:處理器 - 專門應(yīng)用 Dig Media System-on- Chip RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*