參數(shù)資料
型號(hào): DS2196LN
廠商: DALLAS SEMICONDUCTOR
元件分類: Digital Transmission Controller
英文描述: DATACOM, FRAMER, PQFP100
封裝: LQFP-100
文件頁(yè)數(shù): 57/160頁(yè)
文件大?。?/td> 559K
代理商: DS2196LN
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)當(dāng)前第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)
DS2196
15 of 160
3
PIN FUNCTION DESCRIPTION
TRANSMIT SIDE PINS
Signal Name:
TCLKA/B
Signal Description:
Transmit Clock
Signal Type:
Input
A 1.544 MHz primary clock is applied here. Used to clock data through the transmit side formatters.
TCLKA/B can be internally connected to RCLKB/A via the CCR4B.2 control bit.
Signal Name:
TSERA/B
Signal Description:
Transmit Serial Data
Signal Type:
Input
Transmit NRZ serial data. Sampled on the falling edge of TCLKA or TCLKB. TSERA/B can be
internally connected to RSERB/A via the CCR4B.2 control bit.
Signal Name:
TSYNCA/B
Signal Description:
Transmit Sync
Signal Type:
Input / Output
When programmed as an input, a pulse at this pin will establish either frame or multiframe boundaries for
the transmit side. Via TCR2A.2 and TCR2B.2, the DS2196 can be programmed to output either a frame
or multiframe pulse at this pin. If this pin is set to output pulses at frame boundaries, it can also be set via
TCR2A.4 and TCR2B.4 to output double–wide pulses at signaling frames. See Section 21 for details.
TSYNCA/B can be internally connected to RMSYNCB/A via the CCR4B.2 control bit.
Signal Name:
TCHCLKA/B / TLCLKA/B
Signal Description:
Transmit Channel Clock / Transmit Link Clock
Signal Type:
Output
A dual function pin depending on the setting of the CCR4A.1 and CCR4B.1 control bits. If TCHCLK is
selected, a 192-kHz clock, which pulses high during the LSB of each channel, will be output. If TLCLK
is selected, either a 4 kHz or 2 kHz (ZBTSI) demand clock for the TLINK data is output. This output
signal is always synchronous with TCLKA or TCLKB. See Section 21 for details.
Signal Name:
TCHBLKA/B / TLINKA/B
Signal Description:
Transmit Channel Block / Transmit Link Data
Signal Type:
Input / Output
A dual function pin depending on the setting of the CCR4A.1 and CCR4B.1 control bits. If TCHBLK is
selected, a user programmable output that can be forced high or low during any of the 24 T1 channels is
output. Useful for blocking clocks to a serial UART or LAPD controller in applications where not all T1
channels are used such as Fractional T1, 384 kbps service, 768 kbps, or ISDN–PRI. Also useful for
locating individual channels in drop–and–insert applications, for external per–channel loopback, and for
per–channel conditioning. See Section 21 for details. If TLINK is selected, this pin will be sampled on
the falling edge of TCLKA or TCLKB for data insertion into either the FDL stream (ESF) or the Fs–bit
position (D4) or the Z–bit position (ZBTSI).
See Section 21 for details.
This signal is always
synchronous with TCLKA or TCLKB.
相關(guān)PDF資料
PDF描述
DS21FF44 DATACOM, FRAMER, PBGA300
DS21FF44N DATACOM, FRAMER, PBGA300
DS21FT40N DATACOM, FRAMER, PBGA300
DS21FT40 DATACOM, FRAMER, PBGA300
DS21FT42 DATACOM, FRAMER, PBGA300
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS2196LN+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC T1 Dual Framer LIU RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS219T 功能描述:烙鐵 DESOLDERING HEAD RoHS:否 制造商:Weller 產(chǎn)品:Soldering Stations 類型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大溫度:+ 850 F 電纜類型:US Cord Included
DS21E352 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21E352N 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21E354 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray