參數(shù)資料
型號(hào)： ADUC7126BSTZ126-RL
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 94/108頁(yè)
文件大?。?/td> 0K
描述： IC MCU 16/32B 126KB FLASH 80LQFP
標(biāo)準(zhǔn)包裝： 1,000
系列： MicroConverter® ADuC7xxx
核心處理器： ARM7
芯體尺寸： 16/32-位
速度： 41.78MHz
連通性： EBI/EMI，I²C，SPI，UART/USART
外圍設(shè)備： POR，PWM，WDT
輸入/輸出數(shù)： 40
程序存儲(chǔ)器容量： 126KB（63K x 16）
程序存儲(chǔ)器類(lèi)型： 閃存
RAM 容量： 32K x 8
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 12x12b，D/A 4x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 125°C
封裝/外殼： 80-LQFP
包裝： 帶卷 (TR)
ADuC7124/ADuC7126
Data Sheet
Rev. C | Page 86 of 108
FIQCLR Register
Name:
FIQCLR
Address:
0xFFFF010C
Default Value:
0x00000000
Access:
Write only
FIQSTA
FIQSTA is a read-only register that provides the current enabled
FIQ source status (effectively a logic AND of the FIQSIG and
FIQEN bits). When set to 1, that source generates an active FIQ
request to the ARM7TDMI core. There is no priority encoder
or interrupt vector generation. This function is implemented in
software in a common interrupt handler routine.
FIQSTA Register
Name:
FIQSTA
Address:
0xFFFF0100
Default Value:
0x00000000
Access:
Read only
Programmed Interrupts
Because the programmed interrupts are not maskable, they are
controlled by another register (SWICFG) that writes into the
IRQSTA and IRQSIG registers and/or the FIQSTA and FIQSIG
registers at the same time.
The 32-bit register dedicated to software interrupt is SWICFG
(described in Table 127). This MMR allows control of a pro-
grammed source interrupt.
Table 127. SWICFG MMR Bit Descriptions
Bit
Description
[31:3]
Reserved.
2
Programmed interrupt FIQ. Setting/clearing this bit
corresponds to setting/clearing Bit 1 of FIQSTA and
FIQSIG.
1
Programmed interrupt IRQ. Setting/clearing this bit
corresponds to setting/clearing Bit 1 of IRQSTA and
IRQSIG.
0
Reserved.
Any interrupt signal must be active for at least the minimum
interrupt latency time to be detected by the interrupt controller
and to be detected by the user in the IRQSTA/FIQSTA register.
INTERNAL
ARBITER
LOGIC
BITS[31:23]
UNUSED
BITS[22:7]
(IRQBASE)
BITS[6:2]
HIGHEST
PRIORITY
ACTIVE IRQ
BITS[1:0]
LSBs
IRQ_SOURCE
POINTER
FUNCTION
(IRQVEC)
FIQ_SOURCE
INTERRUPT VECTOR
PROGRAMMABLE PRIORITY
PER INTERRUT
(IRQP0/IRQP1/IRQP2/IRQP3)
09
12
3-
0
54
Figure 52. Interrupt Structure
VECTORED INTERRUPT CONTROLLER (VIC)
The ADUC7124/ADuC7126 incorporate an enhanced interrupt
control system or (vectored interrupt controller). The vectored
interrupt controller for IRQ interrupt sources is enabled by set-
ting Bit 0 of the IRQCONN register. Similarly, Bit 1 of IRQCONN
enables the vectored interrupt controller for the FIQ interrupt
sources. The vectored interrupt controller provides the following
enhancements to the standard IRQ/FIQ interrupts:
Vectored interrupts—allows a user to define separate
interrupt service routine addresses for every interrupt
source. This is achieved by using the IRQBASE and
IRQVEC registers.
IRQ/FIQ interrupts—can be nested up to eight levels
depending on the priority settings. An FIQ still has a
higher priority than an IRQ. Therefore, if the VIC is
enabled for both the FIQ and IRQ and prioritization is
maximized, it is possible to have 16 separate interrupt
levels.
Programmable interrupt priorities—using the IRQP0 to
IRQP3 registers, an interrupt source can be assigned an
interrupt priority level value between 0 and 7.
VIC MMRs
IRQBASE Register
The vector base register, IRQBASE, is used to point to the start
address of memory used to store 32 pointer addresses. These
pointer addresses are the addresses of the individual interrupt
service routines.
Name:
IRQBASE
Address:
0xFFFF0014
Default Value:
0x00000000
Access:
Read/write
Table 128. IRQBASE MMR Bit Descriptions
Bit
Type
Initial Value
Description
[31:16]
Read only
Reserved
Always read as 0.
[15:0]
R/W
0
Vector base address.
相關(guān)PDF資料
PDF描述
ADUC7129BSTZ126 IC DAS MCU ARM7 ADC/DDS 80-LQFP
ADUC812BSZ-REEL IC MCU FLASH 12BIT ADC 52MQFP
ADUC814BRU IC ADC 12BIT W/FLASH MCU 28TSSOP
ADUC816BCP IC MCU 8K FLASH ADC/DAC 56LFCSP
ADUC824BSZ-REEL IC MCU 8K FLASH ADC/DAC 52MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7128 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-bit ADC & DDS DAC
ADUC7128BCPZ126 功能描述:IC DAS MCU ARM7 ADC/DDS 64-LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，POR，WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:96KB（96K x 8） 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤(pán) 其它名稱(chēng):568-9587
ADUC7128BCPZ1262 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC
ADUC7128BCPZ126-RL 功能描述:IC DAS MCU ARM7 ADC/DDS 64-LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB（4K x 8） 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱(chēng):269-4116Z8F0413SH005EG-ND
ADUC7128BCPZ126-RL2 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*