參數(shù)資料
型號(hào)： ADUC7126BSTZ126-RL
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 4/108頁(yè)
文件大小： 0K
描述： IC MCU 16/32B 126KB FLASH 80LQFP
標(biāo)準(zhǔn)包裝： 1,000
系列： MicroConverter® ADuC7xxx
核心處理器： ARM7
芯體尺寸： 16/32-位
速度： 41.78MHz
連通性： EBI/EMI，I²C，SPI，UART/USART
外圍設(shè)備： POR，PWM，WDT
輸入/輸出數(shù)： 40
程序存儲(chǔ)器容量： 126KB（63K x 16）
程序存儲(chǔ)器類(lèi)型： 閃存
RAM 容量： 32K x 8
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 12x12b，D/A 4x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 125°C
封裝/外殼： 80-LQFP
包裝： 帶卷 (TR)
Data Sheet
ADuC7124/ADuC7126
Rev. C | Page 101 of 108
HARDWARE DESIGN CONSIDERATIONS
POWER SUPPLIES
The ADuC7124/ADuC7126 operational power supply voltage
range is 2.7 V to 3.6 V. Separate analog and digital power supply
pins (AVDD and IOVDD, respectively) allow AVDD to be kept
relatively free of noisy digital signals often present on the
system IOVDD line. In this mode, the part can also operate with
split supplies; that is, it can use different voltage levels for each
supply. For example, the system can be designed to operate
with an IOVDD voltage level of 3.3 V while the AVDD level can be
at 3 V or vice versa. A typical split supply configuration is
shown in Figure 62.
09
12
3-
0
44
ADuC7124/
ADuC7126
0.1F
ANALOG
SUPPLY
10F
AVDD
DACVDD
GNDREF
DACGND
AGND
IOVDD
IOGND
0.1F
+
–
DIGITAL
SUPPLY
10F
+
–
Figure 62. External Dual Supply Connections
As an alternative to providing two separate power supplies, the
user can reduce noise on AVDD by placing a small series resistor
and/or ferrite bead between AVDD and IOVDD and then decoupling
AVDD separately to ground. An example of this configuration is
shown in Figure 63. With this configuration, other analog circuitry
(such as op amps, voltage reference, or any other analog circuitry)
can be powered from the AVDD supply line as well.
0
91
23-
14
5
ADuC7124/
ADuC7126
0.1F
BEAD
AVDD
AGND
IOVDD
DGND
0.1F
DIGITAL SUPPLY
ANALOG SUPPLY
10F
+
–
Figure 63. External Single Supply Connections
Notice that in both Figure 62 and Figure 63, a large value (10 μF)
reservoir capacitor sits on IOVDD, and a separate 10 μF capacitor
sits on AVDD. In addition, local small-value (0.1 μF) capacitors are
located at each AVDD and IOVDD pin of the chip. As per standard
design practice, be sure to include all of these capacitors and ensure
that the smaller capacitors are close to each AVDD pin with trace
lengths as short as possible. Connect the ground terminal of
each of these capacitors directly to the underlying ground plane.
Finally, note that the analog and digital ground pins on the
ADuC7124/ADuC7126 must be referenced to the same system
ground reference point at all times.
IOVDD Supply Sensitivity
The IOVDD supply is sensitive to high frequency noise because it
is the supply source for the internal oscillator and PLL circuits.
When the internal PLL loses lock, the clock source is removed
by a gating circuit from the CPU, and the ARM7TDMI core
stops executing code until the PLL regains lock. This feature
ensures that no flash interface timings or ARM7TDMI timings
are violated.
Typically, frequency noise greater than 50 kHz and 50 mV p-p
on top of the supply causes the core to stop working.
If decoupling values recommended in the Power Supplies
section do not sufficiently dampen all noise sources below
50 mV on IOVDD, a filter such as the one shown in Figure 64 is
recommended.
ADuC7124/
ADuC7126
IOVDD
IOGND
0.1F
DIGITAL
SUPPLY
10F
+
–
1H
09
12
3-
08
7
Figure 64. Recommended IOVDD Supply Filter
Linear Voltage Regulator
The ADuC7124/ADuC7126 require a single 3.3 V supply, but
the core logic requires a 2.6 V supply. An on-chip linear
regulator generates the 2.6 V from IOVDD for the core logic. The
LVDD pin is the 2.6 V supply for the core logic. An external
compensation capacitor of 0.47 μF must be connected between
LVDD and DGND (as close as possible to these pins) to act as a
tank of charge as shown in Figure 65.
0
9123
-046
ADuC7124/
ADuC7126
0.47F
LVDD
DGND
Figure 65. Voltage Regulator Connections
The LVDD pin should not be used for any other chip. It is also
recommended to use excellent power supply decoupling on
IOVDD to help improve line regulation performance of the on-
chip voltage regulator.
相關(guān)PDF資料
PDF描述
ADUC7129BSTZ126 IC DAS MCU ARM7 ADC/DDS 80-LQFP
ADUC812BSZ-REEL IC MCU FLASH 12BIT ADC 52MQFP
ADUC814BRU IC ADC 12BIT W/FLASH MCU 28TSSOP
ADUC816BCP IC MCU 8K FLASH ADC/DAC 56LFCSP
ADUC824BSZ-REEL IC MCU 8K FLASH ADC/DAC 52MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7128 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-bit ADC & DDS DAC
ADUC7128BCPZ126 功能描述:IC DAS MCU ARM7 ADC/DDS 64-LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C，Microwire，SPI，SSI，SSP，UART/USART，USB 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，POR，WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:96KB（96K x 8） 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤(pán) 其它名稱(chēng):568-9587
ADUC7128BCPZ1262 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC
ADUC7128BCPZ126-RL 功能描述:IC DAS MCU ARM7 ADC/DDS 64-LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB（4K x 8） 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱(chēng):269-4116Z8F0413SH005EG-ND
ADUC7128BCPZ126-RL2 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*