參數(shù)資料
型號(hào): ADUC7126BSTZ126-RL
廠商: Analog Devices Inc
文件頁數(shù): 92/108頁
文件大?。?/td> 0K
描述: IC MCU 16/32B 126KB FLASH 80LQFP
標(biāo)準(zhǔn)包裝: 1,000
系列: MicroConverter® ADuC7xxx
核心處理器: ARM7
芯體尺寸: 16/32-位
速度: 41.78MHz
連通性: EBI/EMI,I²C,SPI,UART/USART
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 40
程序存儲(chǔ)器容量: 126KB(63K x 16)
程序存儲(chǔ)器類型: 閃存
RAM 容量: 32K x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 12x12b,D/A 4x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 125°C
封裝/外殼: 80-LQFP
包裝: 帶卷 (TR)
ADuC7124/ADuC7126
Data Sheet
Rev. C | Page 84 of 108
PROCESSOR REFERENCE PERIPHERALS
INTERRUPT SYSTEM
There are 25 interrupt sources on the ADuC7124/ADuC7126
that are controlled by the interrupt controller. All interrupts
are generated from the on-chip peripherals, except for the
software interrupt (SWI), which is programmable by the user.
The ARM7TDMI CPU core recognizes interrupts as one of
two types: a normal interrupt request (IRQ) and a fast interrupt
request (FIQ). All the interrupts can be masked separately.
The control and configuration of the interrupt system is
managed through a number of interrupt-related registers. The
bits in each IRQ and FIQ register represent the same interrupt
source as described in Table 126.
The ADuC7124/ADuC7126 contain a vectored interrupt control-
ler (VIC) that supports nested interrupts up to eight levels. The
VIC also allows the programmer to assign priority levels to all
interrupt sources. Interrupt nesting must be enabled by setting
the ENIRQN bit in the IRQCONN register. A number of extra
MMRs are used when the full-vectored interrupt controller is
enabled.
IRQSTA/FIQSTA should be saved immediately upon entering
the interrupt service routine (ISR) to ensure that all valid
interrupt sources are serviced.
Table 126. IRQ/FIQ MMRs Bit Descriptions
Bit
Description
Comments
0
All interrupts OR’ed
(FIQ only)
This bit is set if any FIQ is active.
1
Software interrupt
User programmable interrupt
source.
2
Timer0
General-Purpose Timer 0.
3
Timer1
General-Purpose Timer 1.
4
Timer2 or wake-up
timer
General-Purpose Timer 2 or
wake-up timer.
5
Timer3 or watchdog
timer
General-Purpose Timer 3 or
watchdog timer.
6
Flash Control 0
Flash controller for Block 0
interrupt.
7
Flash Control 1
Flash controller for Block 1
interrupt.
8
ADC
ADC interrupt source bit.
9
UART0
UART0 interrupt source bit.
10
UART1
UART1 interrupt source bit.
11
PLL lock
PLL lock bit.
12
I2C0 master IRQ
I2C master interrupt source bit.
13
I2C0 slave IRQ
I2C slave interrupt source bit.
14
I2C1 master IRQ
I2C master interrupt source bit.
15
I2C1 slave IRQ
I2C slave interrupt source bit.
16
SPI
SPI interrupt source bit.
17
XIRQ0 (GPIO IRQ0 )
External Interrupt 0.
18
Comparator
Voltage comparator source bit.
19
PSM
Power supply monitor.
20
XIRQ1 (GPIO IRQ1)
External Interrupt 1.
Bit
Description
Comments
21
PLA IRQ0
PLA Block 0 IRQ bit.
22
XIRQ2 (GPIO IRQ2 )
External Interrupt 2.
23
XIRQ3 (GPIO IRQ3)
External Interrupt 3.
24
PLA IRQ1
PLA Block 1 IRQ bit.
25
PWM
PWM trip interrupt source bit.
IRQ
The IRQ is the exception signal to enter the IRQ mode of the
processor. It services general-purpose interrupt handling of
internal and external events.
All 32 bits are logically OR’ed to create a single IRQ signal to the
ARM7TDMI core. Descriptions of the four 32-bit registers
dedicated to IRQ follow.
IRQSTA Register
IRQSTA is a read-only register that provides the current-enabled
IRQ source status (effectively a logic AND of the IRQSIG and
IRQEN bits). When set to 1, that source generates an active IRQ
request to the ARM7TDMI core. There is no priority encoder
or interrupt vector generation. This function is implemented in
software in a common interrupt handler routine.
IRQSTA Register
Name:
IRQSTA
Address:
0xFFFF0000
Default Value:
0x00000000
Access:
Read only
IRQSIG Register
IRQSIG reflects the status of the various IRQ sources. If a periph-
eral generates an IRQ signal, the corresponding bit in the
IRQSIG is set; otherwise, it is cleared. The IRQSIG bits clear
when the interrupt in the particular peripheral is cleared. All
IRQ sources can be masked in the IRQEN MMR. IRQSIG is
read only. This register should not be used in an interrupt
service routine for determining the source of an IRQ exception;
IRQSTA should only be used for this purpose.
IRQSIG Register
Name:
IRQSIG
Address:
0xFFFF0004
Default Value:
0x00000000
Access:
Read only
相關(guān)PDF資料
PDF描述
ADUC7129BSTZ126 IC DAS MCU ARM7 ADC/DDS 80-LQFP
ADUC812BSZ-REEL IC MCU FLASH 12BIT ADC 52MQFP
ADUC814BRU IC ADC 12BIT W/FLASH MCU 28TSSOP
ADUC816BCP IC MCU 8K FLASH ADC/DAC 56LFCSP
ADUC824BSZ-REEL IC MCU 8K FLASH ADC/DAC 52MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7128 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-bit ADC & DDS DAC
ADUC7128BCPZ126 功能描述:IC DAS MCU ARM7 ADC/DDS 64-LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:250 系列:LPC11Uxx 核心處理器:ARM? Cortex?-M0 芯體尺寸:32-位 速度:50MHz 連通性:I²C,Microwire,SPI,SSI,SSP,UART/USART,USB 外圍設(shè)備:欠壓檢測/復(fù)位,POR,WDT 輸入/輸出數(shù):40 程序存儲(chǔ)器容量:96KB(96K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-LQFP 包裝:托盤 其它名稱:568-9587
ADUC7128BCPZ1262 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC
ADUC7128BCPZ126-RL 功能描述:IC DAS MCU ARM7 ADC/DDS 64-LFCSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位,LED,POR,PWM,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB(4K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC7128BCPZ126-RL2 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller ARM7TDMI MCU with 12-Bit ADC and DDS DAC