- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382721 > UDA1352HL (NXP SEMICONDUCTORS) 48 kHz IEC 60958 audio DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | UDA1352HL |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | 48 kHz IEC 60958 audio DAC |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-313-2, LQFP-48 |
| 文件頁數(shù)： | 26/64頁 |
| 文件大小： | 262K |
| 代理商： | UDA1352HL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
2003 Mar 25
26
Philips Semiconductors
Preliminary specification
48 kHz IEC 60958 audio DAC
UDA1352HL
11 SPDIF SIGNAL FORMAT
11.1
SPDIF channel encoding
The digital signal is coded using Bi-phase Mark Code
(BMC) which is a type of phase-modulation. In this
scheme, a logic 1 in the data corresponds to two
zero-crossings in the coded signal, and a logic 0
corresponds to one zero-crossing. An example of the
encoding is given in Fig.11.
From an abstract point of view, an SPDIF signal can be
represented as shown in Fig.12. Audio or digital data is
transmitted in sequential blocks. Each block comprises
192 frames. Each frame contains two sub-frames.
Each sub-frame is preceded by a preamble word, of which
there are three types: B, M and W. Preamble B signifies
the start of channel 1 at the start of a data block,
M signifies the start of channel 1 that is not at the start of a
data block, and W signifies the start of channel 2. Each of
these preamble words can have one of two values
depending on the value of the parity bit in the previous
frame.
Preambles are easily identifiable because these
sequences can never occur in the channel parts of a valid
SPDIF stream, see Table 14.
The SPDIF signal format used for audio data (PCM mode)
and digital data (non-PCM mode) are different. However,
both formats have a validity bit that indicates whether the
sample is valid, a user data bit, a channel status bit, and a
parity bit in each sub-frame.
11.2
SPDIF hierarchical layers for audio data
A two-channel PCM signal uses one sub-frame per
channel.
Each sub-frame contains a single 20-bit audio sample
which can extend to 24 bits (see Fig.13).
Data bits 4 to 31 in each sub-frame are modulated using a
BMC scheme. Sync preamble bits 0 to 3 contain a
violation of the BMC scheme to allow them to be easily
identified.
Table 14
Preamble values
11.3
SPDIF hierarchical layers for digital data
For transmitting non-PCM data, the IEC 60958 protocol
allocates the time slot bits shown in Table 15 to each
sub-frame.
Table 15
Bit allocation of digital data
As shown in Table 15 and Fig.14, the non-PCM encoded
data occurs within the 16-bit data stream area of the
IEC 60958 sub-frame in time-slots 12 (LSB) to 27 (MSB).
handbook, halfpage
clock
data
BMC
MGU606
Fig.11 Bi-phase mark encoding.
PRECEDING
PARITY BIT
VALUE
PREAMBLE WORD
B
M
W
0
1
1110 1000
0001 0111
1110 0010
0001 1101
1110 0100
0001 1011
FIELD
IEC 60958TIME
SLOT BITS
DESCRIPTION
0 to 3
4 to 7
8 to 11
12 to 27
preamble
auxiliary bits
unused data bits
part of 16-bit
data
validity bit
user data bit
channel status
bit
parity bit
IEC 60958 preamble
not used; all logic 0
not used; all logic 0
part of the digital
bitstream
according to IEC 60958
according to IEC 60958
according to IEC 60958
28
29
30
31
according to IEC 60958
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UDA1360 | Low-voltage low-power stereo audio ADC |
| UDA1360TS | Low-voltage low-power stereo audio ADC |
| UDA1361 | 96 kHz sampling 24-bit stereo audio ADC |
| UDA1380 | Stereo audio coder-decoder for MD, CD and MP3 |
| UDA1380TT | Stereo audio coder-decoder for MD, CD and MP3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UDA1352TS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:48 kHz IEC 60958 audio DAC |
| UDA1352TS/N3 | 制造商:NXP Semiconductors 功能描述:IC DAC AUDIO 48KHZ 28-SSOP 制造商:NXP Semiconductors 功能描述:IC, DAC, AUDIO, 48KHZ, 28-SSOP, Resolution (Bits):20bit, Input Channel Type:Seri |
| UDA1352TS/N3,112 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC DAC 2CH Interpolatio Filter 28-Pin RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| UDA1352TS/N3,118 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC DAC 2CH Interpolatio Filter 28-Pin RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| UDA1352TS/N3112 | 制造商:Rochester Electronics LLC 功能描述: 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。