參數(shù)資料
型號(hào): UDA1352HL
廠商: NXP SEMICONDUCTORS
元件分類: 消費(fèi)家電
英文描述: 48 kHz IEC 60958 audio DAC
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP48
封裝: 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-313-2, LQFP-48
文件頁(yè)數(shù): 13/64頁(yè)
文件大?。?/td> 262K
代理商: UDA1352HL
2003 Mar 25
13
Philips Semiconductors
Preliminary specification
48 kHz IEC 60958 audio DAC
UDA1352HL
8.5
Auto mute
By default, the DAC outputs are muted until the
UDA1352HL is locked, regardless of the level on
pin MUTE or the state of bit MT. This allows only valid data
to be passed to the outputs. This mute is performed in the
SPDIF interface and is a hard mute, not a cosine roll-off
mute.
The UDA1352HL can be prevented from muting in
out-of-lock situations by setting bit MUTEBP in register
address 01H to logic 1 via the L3-bus or I
2
C-bus
interfaces.
8.6
Data path
The UDA1352HL data path consists of the IEC 60958
decoder, audio feature processor, digital interpolator,
noise shaper and the DACs.
8.6.1
IEC 60958
INPUT
The IEC 60958 decoder features an on-chip amplifier with
hysteresis, which amplifies the SPDIF input signal to
CMOS level (see Fig.4).
All 24 bits of data for left and right channels are extracted
from the input bitstream plus 40 channel-status bits for left
and right channels. These bits can be read via the L3-bus
or I
2
C-bus interfaces.
The UDA1352HL supports the following sample
frequencies and data rates:
f
s
= 32.0 kHz, resulting in a data rate of 2.048 Mbits/s
f
s
= 44.1 kHz, resulting in a data rate of 2.8224 Mbits/s
f
s
= 48.0 kHz, resulting in a data rate of 3.072 Mbits/s.
The UDA1352HL supports timing levels I, II and III, as
specified by the IEC 60958 standard. The accuracy of the
above sampling frequencies depends on the timing levels
used. Timing levels I, II and III are described in
Section 11.4.1.
8.6.2
A
UDIO FEATURE PROCESSOR
The audio feature processor automatically provides
de-emphasis for the IEC 60958 data stream in the static
pin control mode and default mute at start-up in either the
L3-bus or I
2
C-bus mode.
When used in L3-bus or I
2
C-bus modes, the audio feature
processor provides the following additional features:
Independent left and right channel volume control
Bass boost control
Treble control
Selection of sound processing modes for bass boost
and treble filters: flat, minimum and maximum
Soft mute control with raised cosine roll-off
De-emphasis of the incoming data stream selectable at
a sampling frequency of either 32.0, 44.1 or 48.0 kHz.
handbook, halfpage
MGU611
16,
17
SPDIF0,
SPDIF1
75
180 pF
10 nF
UDA1352HL
Fig.4
IEC 60958 input circuit and typical
application.
相關(guān)PDF資料
PDF描述
UDA1360 Low-voltage low-power stereo audio ADC
UDA1360TS Low-voltage low-power stereo audio ADC
UDA1361 96 kHz sampling 24-bit stereo audio ADC
UDA1380 Stereo audio coder-decoder for MD, CD and MP3
UDA1380TT Stereo audio coder-decoder for MD, CD and MP3
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UDA1352TS 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:48 kHz IEC 60958 audio DAC
UDA1352TS/N3 制造商:NXP Semiconductors 功能描述:IC DAC AUDIO 48KHZ 28-SSOP 制造商:NXP Semiconductors 功能描述:IC, DAC, AUDIO, 48KHZ, 28-SSOP, Resolution (Bits):20bit, Input Channel Type:Seri
UDA1352TS/N3,112 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC DAC 2CH Interpolatio Filter 28-Pin RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
UDA1352TS/N3,118 功能描述:數(shù)模轉(zhuǎn)換器- DAC DAC 2CH Interpolatio Filter 28-Pin RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
UDA1352TS/N3112 制造商:Rochester Electronics LLC 功能描述: 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述: