參數(shù)資料
型號(hào)： ORT82G5
英文描述： ORCA ORT82G5 1.0.1-25/2.0-2.5/3.125 Gbits/s Backplane Interface FPSC
中文描述： ORCA的ORT82G5 1.0.1-25/2.0-2.5/3.125 Gb /秒背板接口促進(jìn)文化基金
文件頁數(shù)： 45/92頁
文件大小： 1823K
代理商： ORT82G5
Agere Systems Inc.
45
Preliminary Data Sheet
July 2001
1.0-1.25/2.0-2.5/3.125 Gbits/s Backplane Interface
ORCA
ORT82G5 FPSC Eight-Channel
Memory Map
(continued)
Table 12. Memory Map
(continued)
Addr
(Hex)
Reg
#
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7 Default
Value
SERDES B Alarm Registers (Read Only)
30100
SDON_BA
Receive Signal Detect
Output, Bank B, Channel
A. When SDON_BA = 0,
then active data is
present.
LKI_BA
Receive PLL Lock Indica-
tion, Bank B, Channel A.
When LKI_BA = 1, then
PLL receive is locked.
PRBSCHK_BA PRBS
Check Pass/Fail Indica-
tion, Bank B, Channel A.
When PRBSCHK_BA =
0, then it is a pass indica-
tion.
PRBSTOUT_BA
PRBS Checker Watch-
dog Timer Time-Out
Alarm, Bank B, Channel
A. When
PRBSTOUT_BA = 1,
then timeout has
occurred.
PRBSTOUT_BB
PRBS Checker Watch-
dog Timer Time-Out
Alarm, Bank B, Channel
B. When PRBSTOUT_BB
= 1, then timeout has
occurred.
PRBSTOUT_BC
PRBS Checker Watch-
dog Timer Time-Out
Alarm, Bank B, Channel
C. When
PRBSTOUT_BC = 1,
then timeout has
occurred.
PRBSTOUT_BD
PRBS Checker Watch-
dog Timer Time-Out
Alarm, Bank B, Channel
D. When
PRBSTOUT_BD = 1,
then timeout has
occurred.
—
—
—
—
00
30110
SDON_BB
Receive Signal Detect
Output, Bank B, Channel
B. When SDON_BB = 0,
then active data is
present.
LKI_BB
Receive PLL Lock Indica-
tion, Bank B, Channel B.
When LKI_BB = 1, then
PLL receive is locked.
PRBSCHK_BB PRBS
Check Pass/Fail Indica-
tion, Bank B, Channel B.
When PRBSCHK_BB =
0, then it is a pass indica-
tion.
—
—
—
—
00
30120
SDON_BC
Receive Signal Detect
Output, Bank B, Channel
C. When SDON_BC = 0,
then active data is
present.
LKI_BC
Receive PLL Lock Indica-
tion, Bank B, Channel C.
When LKI_BC = 1, then
PLL receive is locked.
PRBSCHK_BC PRBS
Check Pass/Fail Indica-
tion, Bank B, Channel C.
When PRBSCHK_BC =
0, then it is a pass indica-
tion.
—
—
—
—
00
30130
SDON_BD
Receive Signal Detect
Output, Bank B, Channel
D. When SDON_BD = 0,
then active data is
present.
LKI_BD
Receive PLL Lock Indica-
tion, Bank B, Channel D.
When LKI_BD = 1, then
PLL receive is locked.
PRBSCHK_BD PRBS
Check Pass/Fail Indica-
tion, Bank B, Channel D.
When PRBSCHK_BD =
0, then it is a pass indica-
tion.
—
—
—
—
00
SERDES B Alarm Mask Registers
30101
MSDON_BA
Mask Receive Signal
Detect Output, Bank B,
Channel A.
MLKI_BA
Mask Receive PLL Lock
Indication, Bank B, Chan-
nel A.
MPRBSCHK_BA. Mask
PRBS Check Pass/Fail
Indication, Bank B, Chan-
nel A.
MPRBSTOUT_BA
Mask PRBS Checker
Watchdog Timer Time-
Out Alarm, Bank B,
Channel A.
MPRBSTOUT_BB
Mask PRBS Checker
Watchdog Timer Time-
Out Alarm, Bank B,
Channel B.
MPRBSTOUT_BC
Mask PRBS Checker
Watchdog Timer Time-
Out Alarm, Bank B,
Channel C.
MPRBSTOUT_BD
Mask PRBS Checker
Watchdog Timer Time-
Out Alarm, Bank B,
Channel D.
—
—
—
—
FF
30111
MSDON_BB
Mask Receive Signal
Detect Output, Bank B,
Channel B.
MLKI_BB
Mask Receive PLL Lock
Indication, Bank B, Chan-
nel B.
MPRBSCHK_BB. Mask
PRBS Check Pass/Fail
Indication, Bank B, Chan-
nel B.
—
—
—
—
FF
30121
MSDON_BC
Mask Receive Signal
Detect Output, Bank B,
Channel C.
MLKI_BC
Mask Receive PLL Lock
Indication, Bank B, Chan-
nel C.
MPRBSCHK_BC. Mask
PRBS Check Pass/Fail
Indication, Bank B, Chan-
nel C.
—
—
—
—
FF
30131
MSDON_BD
Mask Receive Signal
Detect Output, Bank B,
Channel D.
MLKI_BD
Mask Receive PLL Lock
Indication, Bank B, Chan-
nel D.
MPRBSCHK_BD. Mask
PRBS Check Pass/Fail
Indication, Bank B, Chan-
nel D.
—
—
—
—
FF
相關(guān)PDF資料
PDF描述
ORT8850 Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
ORT8850H Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
ORT8850L Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
OS1001 Interface IC
OS1010 Optoelectronic
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ORT82G5-1BM680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT82G5-1BM680I 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT82G5-1F680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 ORCA FPSC 3.7GBITS/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT82G5-1F680I 功能描述:FPGA - 現(xiàn)場可編程門陣列 ORCA FPSC 2.7Gbits/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT82G5-1FN680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 ORCA FPSC 1.5V 3.7 G b Bpln Xcvr 643K Gt RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*