- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383723 > OR3TP12-6BA352 Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-PDIP, TUBE PDF資料下載
參數(shù)資料
| 型號： | OR3TP12-6BA352 |
| 英文描述： | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-PDIP, TUBE |
| 中文描述： | 用戶可編程ASIC的特殊功能 |
| 文件頁數(shù)： | 21/128頁 |
| 文件大?。?/td> | 2450K |
| 代理商： | OR3TP12-6BA352 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Lucent Technologies Inc.
Lucent Technologies Inc.
21
Data Sheet
March 2000
ORCA OR3TP12 FPSC
Embedded Master/Target PCI Interface
PCI Bus Core Detailed Description
(continued)
Embedded Core/FPGA Interface Signal Descriptions
In Table 6, an input refers to a signal flowing into the FPGA logic (out of the embedded core) and an output refers
to a signal flowing out of the FPGA logic (into the embedded core).
Table 6. Embedded Core/FPGA Interface Signals
Symbol
I/O
Description
Clock
Domain
Master General Signals
fpga_mbusyn
O
FPGA Master Is Busy.
The FPGA application asserts this active-low signal to
indicate to the Master to assert the
reqn
signal until
fpga_mbusyn
becomes
inactive or the Target disconnects. This is helpful in PCI applications in which
Master has multiple high-priority transactions to be performed. Once asserted,
this signal needs to remain asserted for a minimum of two
pciclk
cycles.
FPGA Master Cycle Aborted by PCI Target.
The Master controller asserts
this active-high signal as an indication that the current cycle to the PCI bus has
been aborted.
Master State Counter.
Indicates the current state of the Master FIFO inter-
face. Details of the Master FIFO interface can be found in the PCI Bus Core
Master Controller Detailed Description section of this data sheet.
Master FIFO Clear.
This active-low signal is asynchronously asserted by the
FPGA application to clear the Master address, read, and write FIFOs, along
with
mstatecntr
. This signal does not reset the Master Controllers PCI state
machine within the embedded core, and therefore it is not recommended to be
used to terminate the current PCI transaction.
Master Logic Ready.
This active-high signal indicates that the Master FIFO
interface to the FPGA logic is ready. This signal will be inactive during PCI bus
resets and Master FIFO clears.
Master FIFO Address and Command Control Signals
maenn
O
Master Command/Start Address/Read Burst Length Enable.
This is an ac-
tive-low signal used to register the Master command word, read burst length,
and PCI start address into the Master controller registers. The type of data
transferred from the FPGA application will depend on the current state of
mstatecntr
and the interface mode (quad-port or dual-port). Further description
is provided in the Command/Address Setup section (see page 35) of the PCI
Bus Core Master Controller Detailed Description section.
ma_fulln
I
Master Address Register Full Flag.
This active-low signal indicates that the
Master address register is full and no new PCI Master transactions can be ac-
cepted from the FPGA application. This flag is cleared when the Master trans-
action is completed on the PCI bus. For Master writes,
ma_fulln
is cleared
when all write data has been transferred to the external Target. For Master
reads,
ma_fulln
is cleared when all read data has been received from the ex-
ternal Target, although all read data may not have been transferred to the FPGA
application.
pciclk
fpga_msyserror
I
fclk
*
mstatecntr[3:0]
I
fclk
*
mfifoclrn
O
—
m_ready
I
fclk
*
fclk
*
fclk
*
* The source of the clock (
fclk1
or
fclk2
) for the FIFO interface (Master or Target) is selected in the FPSC configuration manager.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OR3TP12-6BA352I | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-TSSOP, TUBE |
| OR3TP12-6PS240 | Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, T/R |
| OR3TP12-6PS240I | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R |
| OR3TP12 | Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface |
| OR62 | OR62 is a 6-input OR gate with 2x drive strength |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OR3TP126BA352-DB | 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR3TP12-6BA352I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC |
| OR3TP126BAN256-DB | 制造商:Lattice Semiconductor Corporation 功能描述: |
| OR3TP12-6PS240 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC |
| OR3TP12-6PS240I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。