參數(shù)資料
型號(hào)： OR3TP12-6BA352
英文描述： Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-PDIP, TUBE
中文描述： 用戶可編程ASIC的特殊功能
文件頁數(shù)： 2/128頁
文件大?。?/td> 2450K
代理商： OR3TP12-6BA352
Table of Contents
Contents
Page
Contents
Page
ORCAOR3TP12 FPSC
Embedded Master/Target PCI Interface
Data Sheet
March 2000
2
Lucent Technologies Inc.
Introduction............................................................... 1
PCI Local Bus........................................................ 1
PCI Bus Core Highlights........................................... 1
FPSC Highlights....................................................... 6
Software Support...................................................... 6
Description................................................................ 7
What Is an FPSC................................................. 7
FPSC Overview..................................................... 7
FPSC Gate Counting............................................. 7
FPGA/Embedded Core Interface .......................... 7
FPSC Design Kit ................................................... 8
ORCA Foundry Development System................... 8
FPGA Logic Overview........................................... 8
PLC Logic.............................................................. 9
PIC Logic............................................................... 9
System Features................................................... 9
Routing..................................................................10
Configuration.........................................................10
More Series 3 Information.....................................10
OR3TP12 Overview..................................................10
Device Layout........................................................10
OR3TP12 PCI Bus Core Overview...........................10
PCI Bus Interface..................................................10
Embedded Core Options/FPGA Configuration......12
PCI Bus Core Detailed Description ..........................13
PCI Bus Commands..............................................13
PCI Protocol Fundamentals ..................................16
PCI Bus Pin Information........................................18
Embedded Core/FPGA Interface
Signal Descriptions ............................................21
Embedded Core/FPGA Interface
Signal Locations.................................................29
Embedded Core Configuration Options ................31
Embedded Core/FPGA FIFO Interface
Operation Summary...........................................33
PCI Bus Core Master Controller
Detailed Description..............................................34
FIFO Interface Overview.......................................34
Master Write Operation.........................................35
Master Read Operation.........................................43
PCI Bus Core Target Controller
Detailed Description..............................................53
Target FIFO Interface............................................53
Target Write Operation..........................................53
Target Read Operation..........................................65
Clocking Options at FPGA/Embedded
Core Boundary...................................................80
Configuration Space of the PCI Bus Core.............82
FPSC Configuration ..............................................86
FPGA Configuration Target Controller
Data Format ..........................................................88
Using ORCA Foundry to Generate
Configuration RAM Data....................................88
FPGA Configuration Data Frame..........................88
Bit Stream Error Checking........................................90
FPGA Configuration Modes......................................90
Absolute Maximum Ratings......................................91
Recommended Operating Conditions ......................91
Electrical Characteristics ..........................................92
Timing Characteristics..............................................93
Description................................................................93
PFU Timing .......................................................... 94
PLC Timing........................................................... 94
SLIC Timing.......................................................... 94
PIO Timing ........................................................... 94
Special Function Timing........................................94
Clock Timing.............................................................94
Configuration Timing.............................................94
Readback Timing ................................................. 94
Input/Output Buffer Measurement Conditions ..........99
Output Buffer Characteristics .................................100
Estimating Power Dissipation.................................101
Pin Information .......................................................102
Θ
JA
......................................................................119
ψ
JC
......................................................................119
Θ
JC
......................................................................119
Θ
JB
......................................................................119
FPGA Maximum Junction Temperature..............119
Package Thermal Characteristics...........................120
Package Coplanarity ..............................................120
Package Parasitics.................................................120
Package Outline Diagrams.....................................122
Terms and Definitions .........................................122
240-Pin SQFP2...................................................123
256-Pin PBGA.....................................................124
352-Pin PBGA.....................................................125
Ordering Information...............................................126
相關(guān)PDF資料
PDF描述
OR3TP12-6BA352I Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-TSSOP, TUBE
OR3TP12-6PS240 Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, T/R
OR3TP12-6PS240I Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R
OR3TP12 Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
OR62 OR62 is a 6-input OR gate with 2x drive strength
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR3TP126BA352-DB 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP12-6BA352I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP126BAN256-DB 制造商:Lattice Semiconductor Corporation 功能描述:
OR3TP12-6PS240 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP12-6PS240I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*