- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383723 > OR3TP12-6BA352 Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-PDIP, TUBE PDF資料下載
參數(shù)資料
| 型號(hào)： | OR3TP12-6BA352 |
| 英文描述： | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-PDIP, TUBE |
| 中文描述： | 用戶可編程ASIC的特殊功能 |
| 文件頁數(shù)： | 18/128頁 |
| 文件大小： | 2450K |
| 代理商： | OR3TP12-6BA352 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
ORCAOR3TP12 FPSC
Embedded Master/Target PCI Interface
Data Sheet
March 2000
18
L Lucent Technologies Inc.
PCI Bus Core Detailed Description
(continued)
PCI Bus Pin Information
This section describes signals on the PCI bus interface and at the embedded core/FPGA interface. Some signal
definitions change name and location based on the mode of operation. Modes of operation are described following
the signal descriptions. PCI bus signal package pin locations can be found in Table 42 through .
Table 5. PCI Bus Pin Descriptions
Symbol
I/O
Description
System Pins
clk
I
Clock.
Provides timing for all transactions on the PCI bus and is an input to the
OR3TP12 device. All PCI signals, except
rstn
and
intan
, are sampled on the rising
edge of
clk
, and all other PCI bus timing parameters are defined with respect to this
edge.
clk
operates up to 66 MHz, and the minimum frequency is dc.
Reset.
An active-low signal used to reset the entire PCI bus.
rstn
is asynchronous
to
clk
. When asserted, all PCI output signals are 3-stated.
rstn
I
Address and Data Pins
ad[31:0]
I/O
Address and Data.
Multiplexed on the same PCI pins. A PCI bus transaction con-
sists of an address phase followed by one or more data phases.
During data phases,
ad[7:0]
contain the least significant byte and
ad[31:24]
con-
tain the most significant byte. During memory commands, the
ad[31:2]
lines spec-
ify the address and
ad[1:0]
specify the type of bursting sequence to use. The table
below outlines the bursting sequence based on the values of
ad[1:0]
for the Target.
ad[1:0]
Bursting sequence.
00
Linear incrementing accepted by the Target.
01
Target disconnect after first transfer.
10
Target disconnect after first transfer.
11
Target disconnect after first transfer.
Bus Command and Byte Enables.
Active-low signals multiplexed on the same
PCI pins. During the address phase of a transaction,
c_ben[3:0]
define the bus
command. During the data phase,
c_ben[3:0]
are used as byte enables. The byte
enables are valid for the entire data phase and determine which byte lanes carry
meaningful data.
Parity.
Specifies even parity across
ad[31:0]
and
c_ben[3:0]
.
par
is stable and
valid one clock after the address phase. For data phases,
par
is stable and valid
one clock after
irdyn
is asserted on a write transaction or
trdyn
is asserted on a
read transaction. Once
par
is valid, it remains valid until one clock after the comple-
tion of the current data phase. The Master drives
par
for address and write data
phases; the Target drives
par
for read data phases.
c_ben[3:0]
I/O
par
I/O
Interface Control Pins
framen
I/O
Cycle Frame.
An active-low signal driven by the current Master to indicate the
beginning and duration of an access.
framen
is asserted to indicate a bus transac-
tion is beginning. While
framen
is asserted, data transfers continue. When
framen
is deasserted, the transaction is in the final phase or has completed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OR3TP12-6BA352I | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-TSSOP, TUBE |
| OR3TP12-6PS240 | Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, T/R |
| OR3TP12-6PS240I | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R |
| OR3TP12 | Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface |
| OR62 | OR62 is a 6-input OR gate with 2x drive strength |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OR3TP126BA352-DB | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR3TP12-6BA352I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC |
| OR3TP126BAN256-DB | 制造商:Lattice Semiconductor Corporation 功能描述: |
| OR3TP12-6PS240 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC |
| OR3TP12-6PS240I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。