- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45215 > M68LC302CPU16VCT (FREESCALE SEMICONDUCTOR INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | M68LC302CPU16VCT |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100 |
| 文件頁數(shù)： | 91/128頁 |
| 文件大?。?/td> | 641K |
| 代理商： | M68LC302CPU16VCT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁當前第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
ETHERNET Controller
4-26
MC68EN302 REFERENCE MANUAL
MOTOROLA
Because each entry in the perfect-match table is 48 bits, but no more than 16 bits can be
written at a time; byte 5(or the word consisting of bytes 4 and 5 of a perfect-match entry)
must be written last. This prevents an address compare from occurring on partially-written
entries. When the first byte (or word) of an entry is written, that entry is temporarily disabled
until byte 5 (or a word consisting of bytes 4 and 5) is written.
The Address Recognition memory map for perfect match mode is shown in Figure 4-5. The
least significant bit of byte 0 (bit 8 of word MOBA + $A00, +$A08,...) corresponds to the I/G
address bit - this is the first bit received off the wire. The order of the bits received starts with
Byte 0-bit0 and continues through Byte0-bit7. The next byte is received as Byte1-bit0,
Byte1-bit1,...Byte1-bit7 up through byte 5.
Figure 4-5. AR Memory Map - Perfect Match Mode
When HASH_EN is set, the last two entries in the table are used for the logical address filter
mask bits. Hash index 0 is located in the least significant bit of byte 7 in the hash table
(MOBA + BFB). Hash index 63 is bit 7 of byte 0 (MOBA + BF0) in the hash table. When
writing logical address filter mask bits there is no restriction on the ordering of the writes.
When HASH_EN is set, the memory map is changed as shown in Figure 4-6. When
HASH_EN is set, locations MOBA + BF4, + BF6 AND MOBA + BFC, +BFE should not be
read or written to (DTACK will not be returned).
MOBA +$ A00
MOBA + $A02
MOBA + $A04
MOBA + $A06
BYTE 5
BYTE0
UNUSED
FIRST ENTRY
MOBA + $A08
MOBA + $A0A
MOBA + $A0C
MOBA + $A0E
BYTE 5
BYTE 0
UNUSED
SECOND ENTRY
MOBA + $BF8
MOBA + $BFA
MOBA + $BFC
MOBA + $BFE
BYTE 5
BYTE 0
UNUSED
LAST ENTRY
BYTE 1
BYTE 2
BYTE 3
BYTE 4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68LC302PU20VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MC68302CPV16VC | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MC68LC302PU20VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MC68EN302CPV20BT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MC68302FC20CR2 | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M68LC302CPU20VCT | 功能描述:IC MPU NETWORK 20MHZ 100-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| M68LGL061X | 制造商:Panasonic Industrial Company 功能描述:SUB ONLY CRT |
| M68LGL061XA | 制造商:Panasonic Industrial Company 功能描述:CRT OR M68LGL061X |
| M68LNK161X | 制造商:Panasonic Industrial Company 功能描述:CRT |
| M68LUQ085X | 制造商:Panasonic Industrial Company 功能描述:CRT |
發(fā)布緊急采購，3分鐘左右您將得到回復。