參數(shù)資料
型號: M68LC302CPU16VCT
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
封裝: 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100
文件頁數(shù): 77/128頁
文件大?。?/td> 641K
代理商: M68LC302CPU16VCT
ETHERNET Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
4-13
The BDSIZE field in the EDMA register allows the user to define up to sixty-four buffers for
the transmit channel and up to one hundred twenty buffers for the receive channel. The total
number of combined transmit and receive buffers is one-hundred-twenty-eight. Each BD
table, transmit and receive, forms a circular queue with separate transmit Buffer Descriptor
and receive Buffer Descriptor pointers maintained in the hardware. The length of the circular
queues may also be controlled by using the W (wrap) bit in the buffer descriptors.
If the transmit FIFO empties of data before the end of the frame, an underrun occurs and a
bad CRC is appended to the partially transmitted data. In addition, the UN bit is set in the
last BD of the affected frame. Transmit underrun may occur if the Ethernet controller can not
access the 68000 bus or if the next BD in the frame is not available.
During the receive process, if data from a frame is available but no BD is available, the BSY
interrupt is generated, warning the user that data will soon be lost if a BD does not become
available. If the receive FIFO overruns because there is no available BD or the Ethernet
controller can not access the 68000 bus, then the last BD for the receive frame will have the
OV bit set.
4.2.1 ETHERNET RECEIVE BUFFER DESCRIPTOR (RX BD)
The user initializes the E, W, I, and (optionally) RO bits in the first word and the pointer in
3rd and 4th words of the receive buffer descriptor. The Ethernet controller writes the
following status bits:
First word: E, L, F, M, LG, NO, SH, CR, OV and CL bits. The M, LG, NO, SH, CR, OV
and CL bits in the first word of the buffer descriptor are only modified by the Ethernet
controller when the L bit is set
Second word: the buffer length
Third word: the Reason and ARIndex fields if the INDEX_EN bit in the AR_CNTRL
register is set.
Figure 4-2. Ethernet Receive Buffer Descriptor (Rx BD)
The first word of the receive buffer descriptor contains status and control information
concerning buffer descriptor handling and data flow. These status and control bits are
described in the following paragraphs.
Offset + 0
Offset + 2
Offset + 4
Offset + 6
Rx Data Buffer Pointer - A15–A0
Data Length
CL
OV
CR
SH
NO
LG
-
M
-
F
L
I
W
RO
E
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
ARIndex
Reason
A23–A16
相關PDF資料
PDF描述
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68302CPV16VC 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68EN302CPV20BT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68302FC20CR2 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
相關代理商/技術參數(shù)
參數(shù)描述
M68LC302CPU20VCT 功能描述:IC MPU NETWORK 20MHZ 100-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA(25x25) 包裝:托盤
M68LGL061X 制造商:Panasonic Industrial Company 功能描述:SUB ONLY CRT
M68LGL061XA 制造商:Panasonic Industrial Company 功能描述:CRT OR M68LGL061X
M68LNK161X 制造商:Panasonic Industrial Company 功能描述:CRT
M68LUQ085X 制造商:Panasonic Industrial Company 功能描述:CRT