- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45215 > M68LC302CPU16VCT (FREESCALE SEMICONDUCTOR INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | M68LC302CPU16VCT |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100 |
| 文件頁數(shù)： | 61/128頁 |
| 文件大小： | 641K |
| 代理商： | M68LC302CPU16VCT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當前第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
MC68EN302 DRAM Control Module
MOTOROLA
MC68EN302 REFERENCE MANUAL
3-7
3.8.5 Address Mux (AMUX)
The AMUX pin is provided for implementing external address muxing circuitry so that
external masters may access DRAM modules controlled by the MC68EN302 DRAM
controller. External address muxing must take place in this situation since an access to the
MC68EN302 as a slave always results in the addresses driven as an input, and does not
output addresses to the DRAM module.
Another use for the AMUX pin would be implementations in which a linear DRAM space is
required.
3.8.6 Parity (PARITY1–PARITY0)
These two pins are provided to support parity checking of DRAM. If enabled, parity is
generated on writes and checked on reads. A parity error on a read generates a bus error.
PARITY0 is used in connection with D15–D8 and PARITY1 is used in connection with D7–
D0.
Parity checking/generation is not supported for external bus masters.
3.8.7 Muxing Scheme
To provide a simplified implementation of the Address Mux, a unique muxing scheme is
provided. Rather than providing programmability to change which addresses are muxed on
a particular signal, a generic muxing scheme is provided so that one muxing scheme may
be utilized by all supported DRAM bank sizes. Table 3-3 shows the DRAM muxing scheme.
The usage listed in the table is for typical operation. It is possible that some users may utilize
the Base Address Registers and the Mask bits in a non-standard way.
Table 3-4. Address Muxing Scheme
PROCESSOR
ADDRESS
ROW ADDRESS
COLUMN
ADDRESS
USAGE
A9
9
1
Used for all Bank Sizes
A10
10
2
A11
11
3
A12
12
4
A13
13
5
A14
14
6
A15
15
7
A16
16
8
A18
18
17
Used for 512K and up
A20
20
19
Used for 2M and up
A22
22
21
Used for 8M
相關PDF資料 |
PDF描述 |
|---|---|
| MC68LC302PU20VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MC68302CPV16VC | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MC68LC302PU20VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MC68EN302CPV20BT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MC68302FC20CR2 | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M68LC302CPU20VCT | 功能描述:IC MPU NETWORK 20MHZ 100-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA（25x25） 包裝:托盤 |
| M68LGL061X | 制造商:Panasonic Industrial Company 功能描述:SUB ONLY CRT |
| M68LGL061XA | 制造商:Panasonic Industrial Company 功能描述:CRT OR M68LGL061X |
| M68LNK161X | 制造商:Panasonic Industrial Company 功能描述:CRT |
| M68LUQ085X | 制造商:Panasonic Industrial Company 功能描述:CRT |
發(fā)布緊急采購，3分鐘左右您將得到回復。