- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45215 > M68LC302CPU16VCT (FREESCALE SEMICONDUCTOR INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | M68LC302CPU16VCT |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100 |
| 文件頁數(shù)： | 69/128頁 |
| 文件大小： | 641K |
| 代理商： | M68LC302CPU16VCT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當(dāng)前第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
ETHERNET Controller
4-6
MC68EN302 REFERENCE MANUAL
MOTOROLA
4.1.4 INTERRUPT VECTOR REGISTER (IVEC)
The IVEC register controls the interrupt vector generated by the Ethernet controller during
an interrupt acknowledge cycle. This register can only be written when the ETHER_EN bit
in the ECNTRL register is cleared. This register is reset to $000F.
15–8—Reserved.
Should be written to zero by the host processor. These bits are always read as zero.
VG—Vector Granularity.
0 = The interrupt vector is not modified to reflect the cause of the interrupt.
1 = The interrupt vector is modified to indicate the cause of the interrupt, replacing the
lower two bits of the interrupt vector according to the following table:
If multiple interrupt sources are present simultaneously and VG = 1, the INV bits will be set
based on the following priority (highest ot lowest);
1. Time critical interrupt.
2. Receive interrupt
3. Transmit interrupt
4. Non-time critical interrupt.
For example, if both RXB and TFINT interrupts are asserted, INV1–INV0 will equal 00.
Interrupt Vector1–0 represent the values of the two lower bits placed on the data bus during
an interrupt acknowledge cycle. VG is cleared by reset.
INV7–0—Interrupt Vector.
INV is the eight bit vector that the Ethernet controller places on the low byte of the data bus
during an interrupt acknowledge cycle.
4.1.5 INTERRUPT EVENT REGISTER (INTR_EVENT)
When an event occurs that sets a bit in the Interrupt Event Register, and the corresponding
bit in the interrupt mask register (INTR_MASK) is set, an interrupt will be generated. To clear
15
14
13
12
11
10
9876543210
00000000
INV<7:0>
INTERRUPT VECTOR1–0
CAUSE
EXAMPLES
00
Receive Interrupt
RFINT, RXB
01
Transmit Interrupt
TFINT, TXB
10
Non-Time Critical Interrupt
HBERR, BABR, BABT, GRA, BOD, EBERR
11
Time Critical Interrupt
BSY
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68LC302PU20VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MC68302CPV16VC | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MC68LC302PU20VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MC68EN302CPV20BT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MC68302FC20CR2 | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M68LC302CPU20VCT | 功能描述:IC MPU NETWORK 20MHZ 100-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| M68LGL061X | 制造商:Panasonic Industrial Company 功能描述:SUB ONLY CRT |
| M68LGL061XA | 制造商:Panasonic Industrial Company 功能描述:CRT OR M68LGL061X |
| M68LNK161X | 制造商:Panasonic Industrial Company 功能描述:CRT |
| M68LUQ085X | 制造商:Panasonic Industrial Company 功能描述:CRT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。