參數(shù)資料
型號: M68LC302CPU16VCT
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
封裝: 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100
文件頁數(shù): 86/128頁
文件大?。?/td> 641K
代理商: M68LC302CPU16VCT
ETHERNET Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
4-21
— Guarantees minimum inter-frame gap (IFG) of 9.6
sec between CarrierSense
deasserted and next frame transmitted.
— Provides 8 byte PA + SFD
— Appends 32 bit JAM sequence (all 1’s) and start backoff timer upon collision
— Appends 32 bit CRC (if TC = 1) or bad CRC if aborting frame
— Defers to CarrierSense for 6
sec, then ignores CarrierSense for 3.6 sec during
InterFrameGap
— Collision Retry occurs under the 802.3 truncated binary exponential backoff
algorithm
— Detects a babbling transmission and generates BABT interrupt
— Aborts Frame transmission if Transmit FIFO underflow, ETHER_EN deassertion
during frame transmission, Collision Retry Limit exceeded, Late Collision or
Collision and DRTY = 1
Provides Transmit Frame Status
— Generates the DEF, HB, LC, RL, RC, UN and CSL status fields written into the end
of frame transmit buffer descriptor which provide status on the transmission of the
frame. The definition of these fields is based on the Layer Management section of
the 802.3 standard. These fields are valid after the heartbeat window following the
successful transmission of a frame or if the collision retry limit (16 attempts) is
exceeded. A “XmitStatusReady” signal is asserted to the transmit buffer descriptor
control logic when this status is available
All logic in the Ethernet Transmit block runs synchronously with the Ethernet TCLK provided
by an external Ethernet physical layer component(s).
NOTE
Deasserting ETHER_EN during frame transmission is NOT
recommended as ETHER_EN is used as a reset signal in the
Ethernet controller logic. The recommended procedure is to
assert the GTS bit to gracefully halt transmission. Once the GRA
interrupt is received indicating that transmission has completed,
then deassert ETHER_EN.
4.5.2 ETHERNET RECEIVE
The receive block consists of the following submodules:
Serial to Parallel Conversion
Receive Protocol Control
— Controls data path by stripping PA, SFD, and dribble bits
— Detects runt frames, and signals REJECT to the receive FIFO
— Detects giant frames, generates the BABR interrupt and discards the rest of frame
— Provides count to determine frame length (in bytes)
— Provides for interframe recovery if a minimum receive interframe gap of
approximately 2.4
sec is provided.
相關(guān)PDF資料
PDF描述
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68302CPV16VC 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68EN302CPV20BT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68302FC20CR2 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M68LC302CPU20VCT 功能描述:IC MPU NETWORK 20MHZ 100-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
M68LGL061X 制造商:Panasonic Industrial Company 功能描述:SUB ONLY CRT
M68LGL061XA 制造商:Panasonic Industrial Company 功能描述:CRT OR M68LGL061X
M68LNK161X 制造商:Panasonic Industrial Company 功能描述:CRT
M68LUQ085X 制造商:Panasonic Industrial Company 功能描述:CRT