參數(shù)資料
型號: M68LC302CPU16VCT
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
封裝: 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100
文件頁數(shù): 79/128頁
文件大?。?/td> 641K
代理商: M68LC302CPU16VCT
ETHERNET Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
4-15
LG—Rx Frame Length Violation, written by Ethernet controller.
A frame length greater than 1520 (maximum allowed receive frame length) was recognized.
In this situation, note that only the first 1520 bytes are written to the data buffer. This bit is
valid only if the L-bit is set. This frame should be discarded.
NO—Rx Nonoctet Aligned Frame, written by Ethernet controller.
The received frame contained a number of bits which is not a multiple of 8, and the CRC
check that occurred at the preceding byte boundary generated an error. This bit is valid only
if the L-bit is set. If this bit is set, the CR bit will not be set. This frame should be discarded.
SH—Short Frame, written by Ethernet controller.
The MC68EN302 does not support SH and this bit is always cleared. This bit indicates that
a frame length less than the minimum defined for this channel was recognized. This frame
should be discarded.
CR—Rx CRC Error, written by Ethernet controller.
This frame contains a CRC error and is an integral number of octets in length. This bit is
valid only if the L-bit is set. This frame should be discarded.
OV—Overrun, written by Ethernet controller.
A receive FIFO overrun occurred during frame reception. During a FIFO overflow, the status
bits also in this word (M, LG, NO, SH, CR, and CL) lose their normal meaning and are zero.
This bit is valid only if the L-bit is set. This frame should be discarded.
CL—Collision, written by Ethernet controller.
A collision occurred during frame reception and the frame was closed. This bit is set only if
a late collision occurred. This bit is valid only if the L-bit is set. This frame should be
discarded.
Data Length, written by Ethernet controller.
Data length indicates the number of octets written by the Ethernet controller into this BD’s
data buffer. It is written by the Ethernet controller upon the close of this BD.
Reason and ARIndex, written by Ethernet controller.
If INDEX_EN=1 in the AR_CNTRL register, then the Reason and ARIndex fields replace the
most significant byte of the Rx Buffer Pointer. The Reason and ARIndex are available on all
buffer descriptors for a frame when INDEX_EN is set, independent of the condition of the L
and F bits. When INDEX_EN = 0 the Reason and ARIndex fields are not modified by
hardware.
Rx Buffer Pointer, written by user.
The receive buffer pointer always points to the first location of the associated data buffer and
must be a multiple of 2. The data buffer must reside in memory external to the Ethernet
controller. When INDEX_EN=1, the most significant byte of the receive buffer pointer is
replaced by a reason and index field. When INDEX_EN=0, the receive buffer pointer is not
modified. See 4.6.1 Buffer Descriptor Modification for more details.
相關(guān)PDF資料
PDF描述
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68302CPV16VC 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68EN302CPV20BT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68302FC20CR2 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M68LC302CPU20VCT 功能描述:IC MPU NETWORK 20MHZ 100-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
M68LGL061X 制造商:Panasonic Industrial Company 功能描述:SUB ONLY CRT
M68LGL061XA 制造商:Panasonic Industrial Company 功能描述:CRT OR M68LGL061X
M68LNK161X 制造商:Panasonic Industrial Company 功能描述:CRT
M68LUQ085X 制造商:Panasonic Industrial Company 功能描述:CRT