參數(shù)資料
型號: M68LC302CPU16VCT
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
封裝: 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100
文件頁數(shù): 35/128頁
文件大?。?/td> 641K
代理商: M68LC302CPU16VCT
MOTOROLA
MC68EN302 REFERENCE MANUAL
1-1
SECTION 1
INTRODUCTION
The MC68EN302 is a multiprotocol integrated communications controller based on the
MC68302. The original MC68302 provided multiple WAN and ISDN support with three serial
communcations channels, glueless memory control for SRAM and EPROM and various
system integration features. The MC68EN302 builds upon the success of the MC68302 by
adding an Ethernet controller which is completely independent of the three on-board serial
channels as well as a DRAM control and a JTAG interface. No communications related
features of the original 302 are lost when using either the Ethernet controller or the DRAM
controller of the MC68EN302.
The Ethernet controller provides a 16-bit interface and provides complete IEEE 802.3
compatibility. The programming model for the Ethernet controller is based on the standard
MC68302 programming model. Buffer descriptors for the Ethernet controller are compatible
wiith the buffer descriptors used by the MC68360 QUICC Ethernet controller.
The DRAM controller is based upon other 300 family memory controllers with specific
enhancements provided for supporting parity and external bus masters.
The JTAG interface is the standard IEEE1149.1 test interface.
1.1 FEATURE LIST
The following MC68EN302 features are in addition to the MC68302 feature list:
Full complement of existing three SCC’s plus Ethernet channel
Ethernet channel fully compliant with IEEE 802.3 MAC Specification.
— Supports data rates up to 10 Mbps.
— Supports the MC68302 style programming model.
— Bus bandwidth requirements reduced through 128 on-chip buffer descriptors.
— Independant 128 byte transmit and receive FIFO’s.
— 64 entry CAM for Address Recognition.
— Ethernet collision results in retransmission from TX FIFO (no external bus access).
— Runt frames automatically cause RX FIFO to flush internally.
— Interfaces to MC68160 for 10Base-T or AUI Connection.
Dynamic Bus Sizing
Glueless ROM and SRAM interface
DRAM Controller
— Glueless DRAM interface for internal bus master
相關PDF資料
PDF描述
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68302CPV16VC 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68EN302CPV20BT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68302FC20CR2 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
相關代理商/技術參數(shù)
參數(shù)描述
M68LC302CPU20VCT 功能描述:IC MPU NETWORK 20MHZ 100-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA(25x25) 包裝:托盤
M68LGL061X 制造商:Panasonic Industrial Company 功能描述:SUB ONLY CRT
M68LGL061XA 制造商:Panasonic Industrial Company 功能描述:CRT OR M68LGL061X
M68LNK161X 制造商:Panasonic Industrial Company 功能描述:CRT
M68LUQ085X 制造商:Panasonic Industrial Company 功能描述:CRT