參數(shù)資料
型號: M68LC302CPU16VCT
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
封裝: 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100
文件頁數(shù): 44/128頁
文件大?。?/td> 641K
代理商: M68LC302CPU16VCT
MC68EN302 Module Bus Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
2-5
During reset, CS1, CS2 and CS3 are disabled via the EN bit in the BR1, BR2 and BR3
registers.
Note that when in disable CPU mode, the CS0 function is replaced by IOUT2.
Bits 15–8—Reserved. Should be written to zero by the host processor. These bits are
always read as zero.
CSPE—Chip Select Parity Enable. This bit enables parity checking and generation when
the corresponding Chip Select is generated. Unless the corresponding chip select is set to
8-bit operation, parity is generated and checked on both bytes.
Bits 6–5—Reserved. Should be written to zero by the host processor. This bit is always read
as zero.
FCE—Fast Cycle Enable. This bit enables fast mode operation. When using fast cycles, CS
and AS are not negated between 8 bits of a 16 bit transfer, allowing a 16-bit transfer to occur
on an 8-bit bus in 5 clocks rather than 6.
DT2–DT0—DTACK. These bits are used to determine whether DTACK is generated
internally with a programmable number of wait states or externally by the peripheral. When
done internally, the MC68EN302 provides the option of allowing 16-bit accesses to take
place in two-three clock external 8-bit accesses. The 68000 only sees a single six clock
access internally during this mode of operation. This functionality is also referred to as
‘minus one wait state option.’ Note that an 8-bit operand access requires a 4 clock bus cycle.
Table 2-4 shows how the bits are encoded.
EN8—Enable 8-bit chip select. When set to a one, the 8-bit chip select operation is enabled.
If the system is booted from an 8-bit memory, the system must drive the BUSW pin low
during system reset which sets the EN8 bit for all four CSER registers. This assures that the
device is able to access 8-bit memories as well as 16-bit memories. In 8-bit mode bits D15–
D8 of the data bus are used.
15
14
13
12
11
10
9876543210
00000000
CSPE
0
FCE
DT2
DT1
DT0
EN8
Table 2-4. DT Bit Encoding
DT BIT ENCODING
WAIT STATES
000
-1
001
0
010
1
011
2
100
3
101
4
110
5
111
No DTACK
相關(guān)PDF資料
PDF描述
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68302CPV16VC 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68LC302PU20VCT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68EN302CPV20BT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68302FC20CR2 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M68LC302CPU20VCT 功能描述:IC MPU NETWORK 20MHZ 100-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
M68LGL061X 制造商:Panasonic Industrial Company 功能描述:SUB ONLY CRT
M68LGL061XA 制造商:Panasonic Industrial Company 功能描述:CRT OR M68LGL061X
M68LNK161X 制造商:Panasonic Industrial Company 功能描述:CRT
M68LUQ085X 制造商:Panasonic Industrial Company 功能描述:CRT